

# A LOW-VOLTAGE CMOS CLASS-AB OPERATIONAL AMPLIFIER

V. C. Vincence<sup>1,2</sup>, C. G.-Montoro<sup>1</sup>, M. C. Schneider<sup>1</sup>

<sup>1</sup>Universidade Federal de Santa Catarina – UFSC  
CEP 88 040-900 - Florianópolis - SC - Brasil

<sup>2</sup>Universidade do Estado de Santa Catarina - UDESC  
CEP 89 203-100 – Joinville – SC – Brasil

e-mail: vincence@eel.ufsc.br

## ABSTRACT

This paper presents a CMOS low-voltage operational amplifier (opamp), which uses a minimum selector circuit to control the class AB operation of the output stage. The opamp basic characteristics are analyzed and simulated using the SMASH 4.0 simulator with the ACM model of the MOSFET. The supply voltage is 1.5V and the total quiescent current is 4 $\mu$ A for a unity-gain frequency of 1MHz. The class AB opamp was designed to operate in a sample-hold of the switched-MOSFET technique (SM) [1, 2], supplying a load with RC characteristic.

## 1. INTRODUCTION

The correct operation of analog circuits at low-voltage demands to explore new blocks and new circuits topologies. For analog circuits, the operational amplifier (opamp) is one of the most useful blocks. The opamp is usually made up of two gain stages, namely, the differential input stage and the output stage. In this paper, we will place more emphasis on the output stage due to its high current, demanded by the resistive nature of the load. In class A output stages, the maximum current is equal to the bias current. Class B output stages combine high output current capability with very low quiescent current but introduce crossover distortion. The common-source class AB stage, Fig. 1(a), presents a good trade-off between distortion and quiescent dissipation. The output transistors are biased with a small quiescent current compared to the maximum output current, which reduces crossover distortion in comparison with class B output stage. Furthermore, a minimum current in the output transistors, for any bias condition, prevents a turn-on delay of the non-active transistor and, thus, crossover distortion [6].

In Fig. 1(b) we can observe the ideal characteristic of a class AB amplifier. The quiescent current  $I_Q$  is slightly higher than the minimum current  $I_{min}$ . The maximum source and sink currents depend on both the supply voltage and the dimensions of the transistors.






Fig. 1: (a) Common-source class AB stage. (b) Ideal characteristic for class AB stage.

In this work, an opamp with class AB output is proposed. The amplifier structure is very simple, its power consumption is low, and it can operate with supply voltages down to 1.5V. The class AB control block is composed of a translinear circuit, whose analysis and experimental results are presented in section 2. The operation of the opamp together with simulation results are shown in section 3. This opamp is intended to operate in a S/H circuit and should be capable of driving resistive loads.


## 2. MINIMUM CURRENT SELECTOR CIRCUIT

To obtain the class AB control of the output stage, a non-linear function is necessary and can be accomplished by a translinear MOS circuit [3]. There are several forms to implement this function [3-5]. One of them, based on the

minimum current selector circuit of Fig. 2 [3], was used in this work. For the analysis of the circuit in Fig. 2, assume that all transistors have the same dimensions. When  $I_N$  is much larger than  $I_B$ , transistor M1 operates in the linear region; consequently,  $V_{GSM2} \approx V_{GSM3}$  and  $I_P \approx I_B$ . When  $I_P$  is much larger than  $I_B$ , the voltage  $V_{DM1}$  increases forcing M1 to operate in saturation and  $I_N \approx I_B$ . Finally, for  $I_N = I_P$   $V_{GS3} = V_{GS4}$ ; consequently, M1 and M2 behave as the series association of two transistors. Therefore,  $I_N = I_P = 2I_B$ .



**Fig. 2: Translinear structure that implements the function of Fig. 1(c).**



**Fig. 3: Experimental normalized transfer characteristic.  $I_S = 200nA$ .**


For the experimental verification, transistors with aspect ratio  $18\mu m / 5\mu m$  from a  $2\mu m$  technology were used. The experimental results shown in Fig. 3, are in close agreement with simulation. The difference between experimental and simulation is mainly caused by mismatch.

In Fig. 3,  $i_f = I_B / I_S$  is the normalized drain current, while  $I_S = \mu n C_{ox} \phi_t^2 W / 2L$  is the normalization current [10].

The minimum current selector circuit as presented in Fig. 2 is asymmetric. To convert it into a symmetrical-circuit, M1 and M2 are divided into M10, MD10, M12, and MD12, as shown in the dashed line area in Fig. 5.

### 3. CLASS AB AMPLIFIER WITH MINIMUM CURRENT CONTROL

There are several categories of CMOS class AB output stages [6, 7, 11]. The topology of our class AB opamp, Fig. 4, is based on [7]. In this work, we propose to implement the bias control circuit using the minimum current circuit shown in the previous section.



**Fig. 4: Principle of class AB compact amplifier.**

The new opamp, Fig. 5, is constituted of two stages and the class AB control circuit. A differential amplifier (M1 and M2) followed by a cascode amplifier forms the first stage. The second stage is a push-pull amplifier (M25 and M26). The class AB control circuit is formed by two minimum current selectors [3], given by transistors M10-M13 and MD10-MD13. When the voltages  $V_{DM5}$  and  $V_{DM6}$  are the same the output current is null and the output quiescent current is given by:

$$I_{Q26} = I_B \frac{(W/L)_{26}}{(W/L)_{11}} \quad I_{Q25} = I_B \frac{(W/L)_7}{(W/L)_{11}} \cdot \frac{(W/L)_{25}}{(W/L)_8} \quad (1)$$

The design of a class AB amplifier for the sample-and-hold circuit shown in appendix A will be presented. For our application, a unity-gain frequency of 1MHz is adequate. From the analysis of the settling time [9], we chose the value of  $g_{mII}$  ( $g_{mII} = g_{m25} = g_{m26}$ ), the transconductance of the second stage. Setting the zero of the opamp frequency response at 5 times the unity-gain frequency, approximately, it follows that  $g_{mI} \approx g_{mII} / 5$ . The compensation capacitance  $C_{C2} = 2C_{C1}$  is determined from the gain-bandwidth product  $GBW = g_{m1,2} / C_{C2}$ . The transistors were sized using the all region current-based MOSFET model of references [10,12].

Given the transistor transconductances, the dimensions can be determined by specifying either the inversion level or the drain current. For this low-frequency design, operation in moderate inversion was chosen. The dimensions and inversion levels of the transistors are summarized in Table I.




Fig. 5: Amplifier with class AB control based on the minimum current selector circuit.

Table I: Aspect ratios and inversion levels of the transistors of the class AB amplifier.

	Value	Unit
$(W/L)_{1,2}$	38/2	$\mu\text{m}/\mu\text{m}$
$(W/L)_{25}$	95/2	$\mu\text{m}/\mu\text{m}$
$(W/L)_{26}$	34/2	$\mu\text{m}/\mu\text{m}$
$(W/L)_{40,3,4,5,6}$	14/4	$\mu\text{m}/\mu\text{m}$
$(W/L)_{31,33,34,35,36}$	8/4	$\mu\text{m}/\mu\text{m}$
$(W/L)_{7,10,D10,11,D11,12,D12,13,D13}$	7/2	$\mu\text{m}/\mu\text{m}$
$(W/L)_8$	19/2	$\mu\text{m}/\mu\text{m}$
$(W/L)_{30,32}$	16/4	$\mu\text{m}/\mu\text{m}$
$C_{C1}$	0.5	pF
$C_{C2}$	1	pF
$i_{f(M30-M34)}$	10	
$i_f$ (remaining transistors)	2	

The opamp is going to be used in the S/H shown in Fig. A1. For both the load transistor M3 and the feedback transistor M2,  $W/L=10\mu\text{m}/20\mu\text{m}$ , and the maximum current is  $3.5\mu\text{A}$ . Thus, the opamp should supply at least  $7\mu\text{A}$ . The opamp was simulated with SMASH 4.0 [12] using ACM model. Fig. 6 presents the DC transfer characteristic of the opamp of Fig. A1 operating in the sample mode.  $I_{in}$  is the current through M1. The currents of the transistors M25 and M26 are plotted. The quiescent current of M25 (or M26) is around  $1.6\mu\text{A}$  and the minimum value tends towards  $0.8\mu\text{A}$ . The total quiescent current of the opamp is  $4I_B+I_Q$ , that is,  $4\mu\text{A}$ . The break points for input currents of the order of  $\pm 5\mu\text{A}$  are caused by voltage swing in the opamp output, which is limited to values close to  $V_{DD}$  and  $V_{SS}$ .




Fig. 6: DC characteristics of the S/H amplifier in Fig A1.  $I_{in}$  current is the x-axis variable

In Fig. 7 the open loop AC characteristics of the opamp are presented. The low-frequency gain is about 140dB.




Fig. 7: AC characteristic for the class AB opamp.

In Fig. 8, V20 and V54 represent the output voltage ( $V_O$ ) and the input voltage, respectively, of the circuit of Fig. A1. The settling time to  $\delta=0.4\%$  is around  $4\mu\text{s}$ . Table II summarizes the opamp characteristics simulated with SMASH [12].




Fig. 8: Transient response of the S/R circuit of Fig. A1.

Table II: Simulated opamp characteristics.

	Value	Unit
$V_{DD} = -V_{SS}$	0.75	V
$I_B$	0.6	$\mu A$
$I_Q$	1.6	$\mu A$
$I_{total}$	4	$\mu A$
$G_{DC}$	140	dB
GBW	1	MHz
$t_s$ (0.4%)	4	$\mu s$
Bias voltage ( $V_B$ )	-0.59	V
Maximum output current	$\pm 95$	$\mu A$
$Z_{out}$ (open loop) (1kHz)	30k	$\Omega$
$Z_{out}$ (closed loop) of S/H (1kHz)	35	$\Omega$

#### 4. CONCLUSIONS

A very simple operational amplifier, class AB output stage for low-voltage operation was presented. The class AB control is based on the minimum current selector circuit presented [3]. The simulation results are summarized in Table II. The opamp is being integrated on the AMS 0.8 $\mu m$  technology [8] and the prototype should be ready for tests in January 2002.

#### ACKNOWLEDGMENTS

The authors are grateful to CNPq and CAPES for the partial financial support of this work.

#### APPENDIX A: SAMPLE-HOLD

The class AB amplifier was designed to operate in a sample-hold (S/H) of the switched-MOSFET technique (SM) [1, 2], Fig. A1. The specs to be met are: unity-gain frequency of 1MHz, hold capacitor  $C_H = 5pF$ , load conductance  $g_L = 17\mu S$  and settling time ( $\delta=0.4\%$ ) less than  $5\mu s$ . The settling time for a S/H circuit is given by equation (A1) [9] with  $g_1 = g_2 = g_3 = g_L$  where  $g_1$ ,  $g_2$ , and  $g_3$  are the conductances of the transistors M1, M2 and M3, respectively (Fig. A1).




Fig. A1: S/H circuit [1, 2].

$$t_s = \left[ \frac{3g_L + 2g_{mII}}{GBWg_{mII}} + \frac{C_H}{g_L} \right] \ln(1/\delta) \quad (A1)$$

#### REFERENCES

- [1] R. T. Gonçalves, S. Noceti F., M. C. Schneider, and C. Galup-Montoro, "Digitally programmable switched current filters," in *Proc. ISCAS*, vol. 1, pp. 258-261, May 1996.
- [2] F. A. Farag, "Digitally programmable low-voltage switched-current filters," Ph. D thesis, Federal University of Santa Catarina, Brazil, 1999.
- [3] E. Seevinck, "CMOS translinear circuits," in *Advances in Analog Circuit Design: MOST RF Circuits, Sigma-Delta Converters and Translinear Circuits*, W. Sansen, J. H. Huijsing, and R. J. Van de Plassche, Eds. Dordrecht, The Netherlands: Kluwer, pp. 323-336, 1996.
- [4] K. J. Langen, and J. H. Huijsing, "Compact low-voltage power-efficient CMOS operational amplifier cells for VLSI," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1482-1496, Oct 1998.
- [5] C. Hwang, A. Motamed, and M. Ismail, "Universal constant-gm input-stage architecture for low-voltage op amps," *IEEE Trans. on Circuits and Systems-I*, Vol. 42, no. 11, pp. 886-895, Nov 1995.
- [6] R. Hogervorst, J. H. Huijsing "Design of low-voltage, low-power operational amplifier cells" *Kluwer Academic Publishers*, Netherlands, 1996.
- [7] J. N. Babanezhad, "A rail-to-rail op amp," *IEEE J. Solid-State Circuits*, vol. 23, no. 6, pp. 1414-1417, Dec 1988.
- [8] Austria Mikro Systeme International AMS - 0.8 $\mu m$  CMOS Process Parameters, Revision B\*, Austria, 1997.
- [9] V. C. Vincence, C. Galup-Montoro, and M. C. Schneider, "Amplificador Classe AB para baixa tensão de alimentação," IWS'2001, VII Workshop IBERCHIP, Session 8, pp. 1-8, Montevideo, Uruguay, Mar 2001.
- [10] A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS transistor model for analog circuit design," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1510-1519, Oct 1998.
- [11] S. Yan, E. Sánchez-Sinencio, "Low-voltage Analog Circuit Design Techniques: A Tutorial", *IEICE Trans. Analog Integrated Circuits and Systems* Vol. E00-A, no. 2, Feb 2000.
- [12] SMASH; Dolphin Integration, Meylan, France. Homepage: <http://www.dolphin.fr/>, 1995.