







CMOS LOGIC GATES

- CMOS inverter









Inverter Noise Margin

- Determines the maximum noise voltage at input of inverter – or logic gate - that does not affect the logic state at output.
- This margin – or noise immunity – is defined in terms of parameters NM_L (*Low Noise-Margin*) and NM_H (*High Noise-Margin*).


$$NM_L = |V_{OLmax} - V_{ILmax}|$$

$$NM_H = |V_{OHmin} - V_{IHmin}|$$





(a) Relationship between voltage and logic levels



(b) Definition of V_{IH} and V_{IL}

At condition $\beta_n = \beta_p$ one has:

$$NM_H = (3V_{DD} - 5V_{THP} - 3V_{THN}) / 8$$

$$NM_L = (3V_{DD} + 3V_{THP} + 5V_{THN}) / 8$$

⇒ Noise margins

- a. Decrease with the magnitude of threshold voltage
- b. decrease with VDD

Ex: for $V_{\text{THN}} = -V_{\text{THP}} = 0.2 V_{\text{DD}}$,




$$\text{NM}_{\text{L}} = \text{NM}_{\text{H}} = (3 + 1 - 0.6) V_{\text{DD}} / 8 = 0.425 V_{\text{DD}}$$


If $V_{\text{DD}} = 2.5\text{V} \rightarrow \text{NM}_{\text{L}} = \text{NM}_{\text{H}} = 1.06\text{V}$

$$V_{\text{DD}} = 1.5\text{V} \rightarrow \text{NM}_{\text{L}} = \text{NM}_{\text{H}} = 0.63\text{V}$$


\Rightarrow The inverter may be subject to switching noise at its input and present a false output transition

The regenerative property of inverter chain:






Two cascaded inverters (a) and their VTCs (b)




Noise sources in digital circuits:

- Most noise in a digital system is internally generated, and the noise value is **proportional to the signal swing (i.e., to V_{DD} !)**


Ex: capacitive and inductive cross talk and internally-generated power supply noise




- 
- Switching noise from capacitive coupling
 - i) through interconnecting lines
 - ii) introduced by power bus

Ref: “CMOS Digital Circuit Technology”, Shoji M., Prentice-Hall.

i) noise coupling through interconnections



metal-metal




$$V_B(t) = \frac{C_1}{C_0 + C_1} V_{DD} \exp\left(-\frac{1}{R(C_0 + C_1)}\right)$$

Worst-case: superposition of lines: $C_1 = C_0$ e $V_{B\text{peak}} = 1/2V_{DD}$

Assuming $C_1 + C_0 = 2\text{pF}$ (1cm) and $R = 5\text{K}\Omega$, spike duration is $\cong 10\text{ns}$!


poly-metal



$$\text{peak} = \frac{C_1}{C_0 + C_1} \left[\frac{(C_0 + C_1)L}{C_m} \frac{R_D}{R.L} \right]^{0.5}$$

if $C_1 + C_0 = 2\text{pF}$, $(C_0 + C_1)L/C_m = 1$ and $R_D/(R.L) = 1/7$
 \Rightarrow spike amplitude $\cong 0.1V_{DD}$


metal-poly



$$t_{\text{spike}} = 1.1R(C_0 + C_1)x^2$$

If $R = 4\Omega/\square$, $t_{\text{spike}} = 2.7\text{ns}$ for $x = 2\text{mm}$ (narrow pulse)

poly-poly




Spike amplitude ; $0.05V_{DD}$ (not important!)

ii) Noise through Power Bus (VDD e GND)

- signal flow in the digital system is controlled by a clock, so that all transitions become synchronized.
- in every transition at a CMOS gate, there's a current flowing from V_{DD} e GND, besides the transient component due to load capacitance charge/discharge.

⇒ Great number of simultaneous transitions all over the digital circuit leads to meaningful current spikes I_{DD} and I_{GND}



- changes in V_{DD} e GND voltages due to distributed resistance (R) and inductance indutância (L) in power buses

$$\Delta V_{res} = R \times I$$



$$\Delta V_{ind} = L (dI/dt)_{max}$$

- As $(dI/dt)_{max} = k (1/T_{swt})$, where T_{swt} is the switching time of a logic gate and k is a constant, function of the waveform

$$\Rightarrow \Delta V_{ind} / \Delta V_{res} = k (L / R) (T_{swt}/I)$$

where L/R is the power line time constant (on-chip metallization + Bond wirings + packaging + PCB tracks)



- interconnect in IC packaging




Bonding wires have inferior electrical properties:



- high individual inductance (+5 nH) and mutual inductance with neighboring signals.
- Typically 1 nH/mm, while the inductance per package pin 7 - 40 nH (per pin)


Tape-automated bonding (TAB) places bare ICs onto PCB by attaching them to a polyamide film (ex: LCD display driver circuits)








TAB (Tape Automated Bonding)








- Surface Mounting Devices (SMD)



- Ball Grid Array (BGA)




Typical capacitance and inductance values of package and bonding styles

Package Type	Capacitance (pF)	Inductance (nH)
68-pin plastic DIP	4	35
68-pin ceramic DIP	7	20
256-pin grid array	1–5	2–15
Wire bond	0.5–1	1–2
Solder bump	0.1–0.5	0.01–0.1


Condutores	L (nH/cm)	R (Ω/cm)	L/R (ns)
Aluminum Wire (1 mil)	7.37	0.58	12.80
V_{DD} Line (100 μ m)	7.42	2.82	2.63
V_{DD} Line (40 μ m)	9.21	7.06	1.30
V_{DD} Line (20 μ m)	10.59	14.12	0.75
V_{DD} Line (5 μ m)	13.36	56.4	0.24

Inverter Switching Characteristics




- i) rising time: swing from 10% to 90% of final value
- ii) fall time: swing from 90% to 10% of final value
- iii) delay time: 50% of input transition to 50% of output transition

CMOS Inverter Fall Time




Assuming $V_{THN} = 0.2 V_{DD}$, $\Rightarrow t_f = 4 C_L / (\beta_n V_{DD})$

Transição Negativa à Saida




Saturação: $V_{out} > VDD - V_{thn}$




Linear: $0 < V_{out} < VDD - V_{thn}$

Transição Positiva à Saida



Saturação: $V_{out} < -VDD + V_{thp}$




Linear: $-VDD + V_{thp} < V_{out} < 0$

CMOS Inverter Rise Time

- CMOS inverter symmetry \Rightarrow similar approximation can be used to evaluate the rise time

$$\text{for } V_{\text{THP}} = -0.2 V_{\text{DD}}, \Rightarrow t_r = 4 C_L / (\beta_p V_{\text{DD}})$$

$$\text{Imposing } \beta_n = \beta_p, \text{ or, } \mu_n (W/L)_n = \mu_p (W/L)_p, \\ \Rightarrow t_f = t_r$$




Propagation delay of CMOS inverter as a function of supply voltage
[normalized with respect to the delay at 2.5 V]

Power Consumption

$$P_{\text{total}} = P_S + P_D \text{ (static + dynamic)}$$

Static Power Dissipation



- leakage current (I_j) in reversely-biased substrate junctions
- subthreshold current (I_{st})



$$P_S = \sum_1^n (I_j + I_{st}) V_{DD}$$

- I_j doubles at every 10°C-variation
Ex: 1nA@25°C \Rightarrow 1 μ A@125°C

I_{ST} characteristic




$S = 88\text{mV/dec}$ (weak inversion slope)

If $\Delta V_{TH} = 300\text{mV} \Rightarrow I_{ST}$ is increased by a factor of 2567!!!
 $\Delta V_{TH} = 400\text{mV} \Rightarrow I_{ST}$ is increased by a factor of 35112!!!


Dynamic Power Dissipation

- during transitions $0 \rightarrow 1$ or $1 \rightarrow 0$, both transistors are turned on for a short time

\Rightarrow DC path between V_{DD} e V_{SS} !!!




Short-circuit currents during transients.



$$P_{sc} = t_{cs} I_{peak} V_{DD} f_{sw}$$

$$t_{cs} \cong \frac{t_{r(f)}}{0.8}$$




- dynamic power can be estimated by assuming transients much shorter than switching period $T_p = 1/f_p$ of a square wave V_{in}

$$P_D = (1/T_p) \int_0^{T_p/2} I_{DSn}(t) V_{out} dt + (1/T_p) \int_{T_p/2}^{T_p} I_{DSp}(t) (V_{DD} - V_{out}) dt$$

For a voltage-step at input and $I_{DS}(t) = C_L (dV_{out} / dt)$,

$$P_D = (C_L/T_p) \int_0^{V_{DD}} V_{out} dV_{out} + (C_L/T_p) \int_{V_{DD}}^0 (V_{DD} - V_{out}) dV_{out}$$


$$\Rightarrow P_D = C_L V_{DD}^2 f_p$$



Normalized delay, energy, and energy-delay plots for CMOS inverter in 0.25 μm CMOS technology.

CMOS Buffers

- Whenever an inverter – or logic gate – has a large fan-out, insertion of buffers becomes mandatory to optimize the product *dissipation power x delay time*.



- Let's consider a *buffer* with M stages, source resistance R_0 and load capacitance C_L :

$$T = \sum_{i=0}^M R_i C_{i+1} = \tau \sum_{i=0}^M \frac{C_{i+1}}{C_i}$$

where T corresponds to total propagation time and $C_{M+1} = C_L$.

- To minimize delay along the chain, one should have $t_i = t_{i+1} = t_0$. Supposing a constant scaling factor g between subsequent (W/L),

$$T = \tau (M + 1) g$$

\Rightarrow

$$C_L = g^{M+1} C_0$$

where $C_0 = \tau / R_0$

$$\Rightarrow T = \tau (M + 1) (C_L / C_0)^{1/(M+1)}$$


Optimizing with respect to M yields

$$\Rightarrow \mathbf{g = e \cong 2.73}$$


$$\Rightarrow \mathbf{M + 1 = \ln (C_L / C_0)}$$

$$\Rightarrow \mathbf{T = e\tau \ln (C_L / C_0)}$$


Output Buffers




Output Buffers



Bootstrapping



Charge Sharing



$$Q_B = C_B V_B$$

$$Q_T = C_B V_B + C_S V_S$$

$$Q_S = C_S V_S$$

$$C_T = C_B + C_S$$

- when switch Ts turns on, equilibrium voltage is

$$V_{\text{eq}} = Q_{\text{T}} / C_{\text{T}} = (C_{\text{B}} V_{\text{B}} + C_{\text{S}} V_{\text{S}}) / (C_{\text{B}} + C_{\text{S}})$$

$$\Rightarrow \Delta V = V_{\text{S}} - V_{\text{eq}} = (V_{\text{S}} - V_{\text{B}}) C_{\text{B}} / (C_{\text{B}} + C_{\text{S}})$$

\Rightarrow transfer to C_{S} of data stored in C_{B} is more efficient as $C_{\text{S}} \ll C_{\text{B}}$


- However, the reverse situation in which data stored in C_S should be transferred to data line, - to capacitor C_B - is much more critical. The voltage change across C_B , after the transfer, is

$$\Delta V = V_B - V_{eq} = (V_B - V_S) C_S / (C_B + C_S)$$


⇒ reduction of original voltage difference $(V_B - V_S)$ by factor $C_S / (C_B + C_S)$, as commonly $C_B \gg C_S$

⇒ need for sense amplifiers coupled to data line


Transistors Equivalence




- two transistors of same channel length L in parallel are equivalent to a single transistor of channel width equal to the sum of individual widths.




- two transistors of same channel width W in series are equivalent to a single transistor of channel length equal to the sum of individual lengths.




Transmission Gate







\Rightarrow 0 fully pass; but not 1 ($V_{DD} - V_{THN}$).




\Rightarrow 1 fully pass; but not 0 ($GND + |V_{THP}|$).




\Rightarrow 0 and 1 fully pass




Simulated equivalent resistance of transmission gate
(for $(W/L)_n = (W/L)_p = 0.5\mu\text{m}/0.25\mu\text{m}$).



Clock Boosting Switch




(a) The schematic of the clock boosting circuits.



(b) The driving waveform of the switch transistor.

A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter", *IEEE Journal of Solid-State Circuits*, 34(5):599–606, May 1999.






During *off* phase (hold) Φ is low:


- ⇒ M7 and M10 discharge gate of M11 to GND
- ⇒ VDD is applied across C3 by M3 and M12
- ⇒ M8 and M9 isolate C3 from gate of M11

During *on* phase (sample) Φ is high:


- ⇒ M5 pulls down gate of M8
- ⇒ C3 charge is transferred onto gate M11
- ⇒ M9 turns on, so gate G tracks input shifted by VDD









(a)




(b)




Tristate Inverter



NAND / NOR




Transistor Ordering




Transistor Ordering

BAD



(a)

GOOD




(b)

Influence of transistor ordering on delay. Signal In_1 is the critical signal.


BAD : C_L , C_2 and C_1 only discharged after assertion of IN_1

GOOD : C_2 and C_3 already discharged before assertion of IN_1

Fall/Rise Time Symmetry




Logic Restructuring




Logic restructuring can reduce the gate fan-in.

Complex Gates








Complementary logic gate as a combination of a PUN (pull-up network) and a PDN (pull-down network).

AOI




OAI






XOR / XNOR




A	B	F
0	0	0
0	1	1
1	0	1
1	1	0



A	B	F
0	0	1
0	1	0
1	0	0
1	1	1



Ratioed Logic

- reduces the number of transistors implementing a logic function ($N+1 \times 2N$ for complementary CMOS)
- less robustness and extra power dissipation
- $V_{OH} = V_{DD}$, but $V_{OL} \neq GND$ (fight between load and PDN)



Ratioed logic gate.

Pseudo-NMOS Logic




Assuming $V_{\text{TRIP}} = V_{\text{DD}}/2$

$$I_{D2} = \frac{\beta_p}{2} \left(\frac{V_{\text{DD}}}{2} - |V_{\text{THP}}| \right)^2$$

$$I_{D1} = \frac{\beta_n}{2} (V_{\text{TRIP}} - V_{\text{THN}})^2$$

$$V_{\text{TRIP}} = V_{\text{THN}} + \sqrt{\frac{\mu_p(W/L)_2}{\mu_n(W/L)_1}} \left(\frac{V_{\text{DD}}}{2} - |V_{\text{THP}}| \right)$$

\Rightarrow imposing $V_{\text{TRIP}} = V_{\text{DD}}/2$, one has $(W/L)_2/(W/L)_1$.






Voltage-transfer curves of the pseudo-NMOS inverter as a function of the PMOS size.

Performance of a pseudo-NMOS inverter.

PMOS (W/L)	V_{OL}	Static Power Dissipation	t_{pLH}
4	0.693V	$564\mu\text{W}$	14ps
2	0.273V	$298\mu\text{W}$	56ps
1	.133V	$160\mu\text{W}$	123ps
0.5	0.064V	$80\mu\text{W}$	268ps
0.25	0.031V	$41\mu\text{W}$	569ps


- static dissipation limits the use pseudo-NMOS logic
- somewhat useful in large fan-in circuits






Differential Cascode Voltage Switch Logic (DCVSL)

- ratioed logic with no static dissipation and rail-to-rail swing
- differential logic + positive feedback




(a) Basic principle

DCVSL logic gate.




- PDN1 and PDN2: mutually exclusive. PDN1 (on), PDN (off). and vice-versa





Complementary pass-transistor logic (CPL)


- inputs drive gate terminals as well as source/drain terminals
- fewer transistors




(a) Basic concept



AND/NAND




OR/NOR



XOR/NXOR


- NMOS device is effective at passing a 0, but poor at pulling a node to V_{DD}
- $V_{OH} = V_{DD} - V_{TH} (V_{BS})$



Transient response of charging up a node using an N device. Notice the slow tail after an initial quick response.


$$V_x = V_{DD} - (V_{tn0} + \gamma((\sqrt{|2\phi_f| + V_x}) - \sqrt{|2\phi_f|}))$$

- pass-transistor gates **cannot** be cascaded by connecting the output of a pass gate to the gate input of another pass transistor




Performance of Pass-Transistor and Transmission Gate Logic

- pass-transistor is not an ideal switch: series resistance.



(a) A chain of transmission gates




(b) Equivalent RC network

$$t_p(V_n) = 0.69 \sum_{k=0}^n CR_{eq}k = 0.69 CR_{eq} \frac{n(n+1)}{2}$$


\Rightarrow

propagation delay is proportional to n^2

$$t_p = 0.69 \cdot CR_{eq} \frac{n(n+1)}{2} = 0.69 \cdot (3.6fF)(8K\Omega) \left(\frac{16(16+1)}{2} \right) \approx 2.7ns$$



Transient response of 16
transmission gates cascaded in series.




Breaking up long transmission gate chains by inserting buffers.


$$m_{opt} \cong 3$$

Lógica CMOS Dinâmica

- A lógica estática CMOS requer $2N$ transistores para N entradas
- Diferentes técnicas de projeto, como pseudo-NMOS, lógica a transistor de passagem (*transmission-gate logic*),
- excelente alternativa é a lógica dinâmica, a qual apresenta resultados semelhantes à lógica pseudo-NMOS, mas sem a consumação estática
- CondiCionada a um clock, a operação desta lógica compreende duas fases: pré-carga (*precharge*) e avaliação (*evaluation*).



(a) *n*-type network



(b) Example

- Durante a pré-carga (CLK = 0)

- C_L pré-carregada a V_{DD} pelo transistor M_p
 - M_e está cortado, o que impede a descarga de C_L
- ⇒ nenhuma dissipação estática ocorre



- Durante a avaliação (CLK=1)

- a saída condicionalmente descarregada
 - se PDN on, haverá um caminho entre a saída e GND
 - se PDN off, a saída não será descarregada, mantendo-se a V_{DD}
- ⇒ **uma única transição à saída é possível: 1 ⇒ 0**

- Caso PDN off, a saída permanece em alta impedância durante a avaliação

- Principais propriedades

- A função lógica é implementada pelo circuito PDN utilizando NMOS.
- N° transistores = $N + 2$ (contra $2N$ na lógica CMOS estática)
- Não há necessidade de razão entre (W/L)'s (*nonratioed*).
- Apenas dissipa potência dinâmica
- Transições mais rápidas podem ocorrer pela diminuição do número de transistores, e conseqüentemente, das capacitâncias envolvidas.



Integridade do Sinal em Lógica CMOS Dinâmica



- Correntes de Fuga (*Charge Leakage*)


- Se o circuito PDN off durante a avaliação, a saída deve permanecer com a tensão de pré-carga V_{DD}

- C_L é gradualmente descarregado pelas correntes de fuga das junções fonte/substrato dos transistores M_p e M_1



⇒ nível lógico degradado

⇒ eventualmente, um funcionamento errático.







⇒ Circuitos dinâmicos requerem uma frequência mínima de *clock*, tipicamente da ordem de alguns KHz.




- Redistribuição de Carga (Charge Sharing)






SCHMITT TRIGGER





(a) Voltage-transfer characteristic



(b) Schematic symbol

- converter um sinal de entrada ruidoso e/ou lentamente variando no tempo em um sinal digital “limpo” e de transição abrupta






⇒ as tensões de comutação dependem de β_n/β_p entre os transistores

- Supondo $V_{in} = 0$ inicialmente, tem-se, também, $V_{out} = 0$
- A malha de realimentação polariza M_4 de modo a conduzir, enquanto M_3 permanece cortado
- O sinal de entrada é então conectado, efetivamente, a dois PMOS *pull-up* em paralelo (M_2 e M_4) e a apenas um NMOS *pull-down*


⇒ $\beta_{M1}/(\beta_{M2} + \beta_{M4})$ alterada, aumentando a tensão de comutação do ST em relação ao valor do inversor (β_{M1}/β_{M2})

⇒ Quando o circuito comuta, a realimentação corta M_4 , ativando M_3 , o qual, em paralelo com M_1 , acelera a transição

⇒ Alto ganho de malha (realimentação positiva) durante a comutação causa uma transição abrupta.




(a) Voltage-transfer characteristics with hysteresis.





(b) The effect of varying the ratio of the PMOS device M_4 . The width is $k \times 0.5 \mu\text{m}$.

Implementação típica de um circuito ST CMOS




Finite State Machine (FSM)







NOR-based Set-Reset Latch







S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
1	0	1	0
0	1	0	1
1	1	0	0


Forbidden State




NAND-based Set-Reset Latch



D-Type Latch




D-Type Master-Slave Flip-Flop




JK Flip-Flop

- improves the behavior of the SR flip-flop (J=Set, K=Reset) by interpreting the $S = R = 1$ condition as a "flip" or toggle command




$$Q_{next} = J\bar{Q} + \bar{K}Q$$

J	K	Q_{next}	Comment
0	0	Q_{prev}	hold state
0	1	0	reset
1	0	1	set
1	1	\bar{Q}_{prev}	toggle




Example: Pattern Recognizer




Problem:


- ◆ Circuit has input, W , and output, Z .
- ◆ All changes in the circuit occur at positive edge of the clock.
- ◆ The output Z is equal to 1 if
 - During two immediately preceding clock cycles, the input W was equal to 1
 - Otherwise, the value of Z is equal to 0
- ◆ It is evident that the output Z cannot depend solely on the present value of W .

Synchronizers—Concept and Implementation








When a flip-flop is in a metastable state, its output oscillates between 0 and 1 as shown. (The flip-flop output settles down to 0.)





Two cascaded inverters (a) and their VTCs (b)




Metastability.






Simulated trajectory for a simple *flip-flop* synchronizer

To build a perfect synchronizer that always delivers a legal answer is impossible!



CIRCUITOS MONO-ESTÁVEIS

- Um circuito mono-estável gera um pulso de largura pré-determinada sob a ação de um disparo, como por exemplo, uma transição de sinal.



CIRCUITOS ASTÁVEIS

- circuito astável não possui estados estáveis
- saída oscila entre dois estados quasi-estáveis
- período determinado pela topologia e parâmetros do circuito, como atraso de propagação, tensão de alimentação

oscilador em anel (*ring oscillator*)

