



Federal University of Santa Catarina – Electrical Engineering Department

DESIGN OF AN ULTRA-LOW-POWER CURRENT SOURCE

**E. M. Camacho-Galeano, C. Galup-Montoro, and
M. C. Schneider**

Integrated Circuits Laboratory



Contents

- 1. Introduction**
 - 2. Basic concepts**
 - 3. Self-biased current references**
 - 4. Proposed self-biased current reference**
 - 5. Results**
 - 6. Summary and conclusions**
-

1. Introduction

➤ References:

- **Voltage:** $V_{ref} \rightarrow \phi_t, V_{G0}$
- **Current:** $I_{ref} \rightarrow V_{ref} / R, \mu C'_{ox} \phi_t^2$

Required for:

- A/D and D/A conversion
- Biasing (analog and digital circuits)

1. Introduction

Objective:


- Design a CMOS current reference for low-voltage & ultra-low-power applications

Characteristics of the current reference:


1. Autonomous;
2. Low consumption;
3. Simple to design.

2. Basic concepts

ACM model




3. Self-biased current references



[Vittoz ,1977]

- $I_{ref} = (\phi_t / R) \cdot \ln K$
- $I_{ref} = 0.6nA(6nA)$
- $\phi_t \cdot \ln K = 60mV \rightarrow R = 100(10)M\Omega$




[Oguey ,1996]

- S.I. ($M_{a,b}$) not appropriate for LV
- $NK_2 > 1$
- $I_{ref} \propto \mu C_{ox} n \phi_t^2$


4. Proposed self-biased current reference

SCM (Self-Cascode MOSFET)




- W.I $\rightarrow V_X = \phi_t \ln \alpha - \text{PTAT}$
- M.I, S.I $\rightarrow V_X = f(i_f, \alpha)$

$$\alpha = \left[1 + \frac{S_2}{S_1} \left(1 + \frac{1}{N} \right) \right]$$



4. Proposed self-biased current reference



4. Proposed self-biased current reference

Design


- $I_{ref}=400\text{pA}$, $V_{DDmin}=1.2\text{V}$ (Possible?)
- $V_x < 100\text{mV}$, e.g., $V_x=57\text{mV}$
- $i_{f2}=3$ - w.i. not allowed → current very sensitive to V_x
 - s.i. operation increases V_{GSN} & V_{DDmin}
- $V_x=57\text{mV}$ and $i_{f2}=3$ result in $\alpha=3.4$
- For the P-mirrors $i_f < 1 \rightarrow V_{DSSATP}=100\text{mV}$

5. Results

1.5 μm CMOS technology

Parameter	Simple topology, K=9		Symmetric topology, K=1		
	Sim.	Exp.	Sim.	Exp.	
V_{DDmin}	1.1	1.1	1.1	1.1	V
Power (at 1.1V)	1.5	1.5	2.0	2.0	nW
V_{ref} sensitivity to V_{DD}	0.9	1.6	0.7	1.3	%/V
V_{ref} sensitivity to T	+0.32	X	+0.32	X	%/°C
I_{ref} sensitivity to V_{DD}	4.7	6.2	3.5	6.0	%/V
I_{ref} sensitivity to T	+0.047	X	+0.047	X	%/°C

5. Results



TRANSISTOR SIZES FOR THE SYMMETRIC TOPOLOGY



Transistor	W [μm]	L [μm]	i_f
M ₁	4	18x60*	10.2
M ₂	4	15x60 *	3
M ₃	10	10	0.03
M ₄	4x10	10	0.0033
M _{5-7, 10} &	4	16	0.16
M ₈₋₉ &	10	10	0.016

& Trapezoidal transistors. Dimensions of transistor connected to the source are W and L while the one connected to the drain is sized 5W and L.

* Series association of 18 (15) transistors having W=4μm and L=60μm.




5. Results

Experimental (1.5um)



5. Results

Micrograph (1.5um)



6. Summary and conclusions

- Successful generation of current references of the order of 400 pA in AMIS 1.5μm (& TSMC 0.35μm);
- The consumption of the core cell is $4*I_{ref}$ or $3*I_{ref}$;
- Experimental results demonstrated the design correctness;
- Circuit operates from 1.1 V in 1.5 μm technology and potentially operates from 0.7 V in 0.18 μm technology;
- Performance of the self-biased current reference is better than other SBCS reported so far.

Acknowledgments

**We are specially indebted to MOSIS for
providing us access to silicon**