

Programmable switched current filters using MOSFET-only current dividers

R. T. Gonçalves, S. Noceti Filho, M. C. Schneider, C. Galup-Montoro

Laboratório de Instrumentação Eletrônica - Departamento de Engenharia Elétrica
 Universidade Federal de Santa Catarina - C. P. 476
 88 040 900 - Florianópolis - SC - Brasil
 Telephone: 55 48 231 9643 - Fax : 55 48 231 9770
 E-mail: carlos@linse.ufsc.br

ABSTRACT

A new technique to achieve switched current filters is presented. The basic elements of the filters are operational amplifiers, switches, MOS transistors and grounded capacitors. The use of MOSFET-only current dividers allows digitally programming the coefficients of the filter transfer function. User programmable analog filtering in digital CMOS technology and, particularly, in sea-of-gates is the main envisaged application of the proposed technique.

INTRODUCTION

Switched capacitors (SC) and switched currents (SI) are the sampled data processing techniques in use nowadays. SC filters, usually implemented through double-poly CMOS processes, have performance rarely matched by other types of analog integrated circuits and, as a consequence, have been extensively employed in commercial analog circuits. The driving force behind the development of the SI technique at the end of the last decade [1] was its full compatibility with conventional VLSI processes. However, few circuits using SI techniques have been fabricated to date [2,3]. Therefore, it is hard to conclude about the merit of SI circuits for a wide range of applications. Moreover, the digital programming of conventional analog filters achieved by selecting different combinations of either capacitors [4] or current mirrors [5] requires a large silicon area.

In this paper we show a procedure that employs opamps, MOSFET-only programmable current attenuators [6], switches and capacitors to realize SI filters. This approach to implement programmable filters takes advantage of the reduced area, proportional to the number of bits, of programmable MOSFET-only attenuators. The use of the opamp as the active device allows a simple and modular design of the filter. Even though nonlinear, grounded MOS capacitors [7] are the natural solution to act as memory elements.

THE SWITCHED CURRENT TECHNIQUE

Sampled-data analog signal processing requires four basic operations: inversion, addition, multiplication and delay. In

SI circuits, these operations are accomplished by switched current mirrors. Current mirrors realize a nonlinear I-V conversion followed by an inverse V-I conversion, leading to a linear relationship between input and output currents. Fig. 1(a) displays the scheme of the conventional switched current mirror [1].




Fig. 1. First generation switched current mirrors
 (a) conventional (b) proposed in this work
 (c) modified version

input current. One of the output currents, delayed from the input current by one clock period is given by

$$\beta I_o(z) = (\beta/\alpha)z^{-1}I_i(z) \quad (2)$$





Fig. 3 -(a) MOSFET-only binary current divider and (b) its symbol.

A digitally programmable current integrator can be implemented by feeding back a fraction of the output current from a current delay circuit, such as the one shown in Fig. 4. By feeding back, for instance, the output current βI_o to the input node, one obtains the z-domain transfer function

$$H(z) = \frac{I_o(z)}{I_i(z)} = \frac{1}{\alpha} \frac{z^{-1}}{1 - \frac{\beta}{\alpha} z^{-1}} \quad (3)$$

which corresponds to a forward Euler non-inverting lossy integrator if $(\beta/\alpha) < 1$ or to a lossless integrator if $(\beta/\alpha) = 1$.

EXPERIMENTAL RESULTS

A prototype of an SI lossy integrator has been built with NMOS ($W=3\mu\text{m}$, $L=1.2\mu\text{m}$) integrated transistors and discrete opamps, switches and capacitors. The integrator scheme has been obtained from the delay circuit shown in Fig.4 by feeding back the output current βI_o to the input. The parameters of the network are $\alpha = 1$ and $\gamma = 1-\beta$.

Therefore, the z-domain transfer function is

$$H(z) = \frac{\gamma I_o(z)}{I_i(z)} = \frac{(1-\beta)z^{-1}}{1-\beta z^{-1}} \quad (4)$$

The output of the integrator ($\beta=7/8$) for a 3.6 kHz input current is shown in Fig.5 and the measured magnitude responses of the lossy integrator are presented in Fig.6 for $\beta = 7/8, 3/4, 1/2$. The measured and the theoretical magnitude responses of the integrator agree very closely.

CONCLUSIONS

A new switched current technique, which employs opamps, switches, grounded capacitors and MOSFET's has been described. Three methods regarding the realization of SI filters have been proposed.

The use of MOSFET-only current dividers in the output and feedback of the opamps allows digitally programming the filter coefficients without requiring large silicon areas. Therefore, the proposed technique is very useful for analog programmable filters.




Fig. 4 - Switched current circuit whose outputs are delayed scaled replicas of the input current

REFERENCES

- [1] J. B. Hughes, N. C. Bird, I. C. MacBeth, "Switched Currents - A New Technique for Analog Sampled-Data Signal Processing", IEEE ISCAS, Portland, OR, USA, pp. 1584-1587, May 1989.
- [2] J. B. Hughes, K. W. Moulding, "Switched-Current Signal Processing for Video Frequencies and Beyond", IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 314-322, March 1993.
- [3] P. J. Crawley, G. W. Roberts, "Predicting Harmonic Distortion in Switched-Current Memory Circuits", IEEE Trans. on Circ. and Syst., part II, vol. 41, no. 2, pp. 73-86, February 1994.

- [4] J. F. Duque-Carrillo, J. Silva-Martínez, E. Sánchez-Sinencio, "Programmable Switched Capacitor Bump Equalizer Architecture", *IEEE J. Solid-State Circuits*, vol.25, no. 4, pp. 1035-1039, August 1990.
- [5] K.-H. Loh et al, "A Versatile Digitally Controlled Continuous-Time Filter Structure with Wide-Range and Fine Resolution Capability", *IEEE Trans. on Circ. and Syst.*, part II, vol. 39, no.5, pp. 265-276, May 1992.
- [6] K. Bult and G. J. G. M. Geelen, "An Inherently Linear and Compact MOST-Only Current Division Technique", *IEEE J. Solid-State Circuits*, vol. 27, no. 12, pp. 1730-1735, December 1992.
- [7] A. T. Behr, M. C. Schneider, S. Noceti Filho, C. G. Montoro, "Harmonic Distortion Caused by Capacitors Implemented with MOSFET Gates", *IEEE J. Solid-State Circuits*, vol. 27, no. 10, pp. 1470-1475, October 1992.
- [8] J. B. Hughes, I. C. Macbeth, D. M. Patullo, "New Switched-Current Integrator", *Elec. Lett.*, vol 26, no. 11, pp. 694-696, 24th May 1990.
- [9] C. G. Montoro, M. C. Schneider and I. J. B. Loss, "Series-parallel association of FET's for high gain and high frequency applications", to appear in *IEEE J. Solid-State Circuits*, September 1994.




Fig.5 -Integrator ($\beta=7/8$) output and input waveforms measured at 3.6 kHz, the approximate -6dB frequency for a clock frequency of 100 kHz .




Fig.6 -Measured magnitude responses of the SI integrator for a clock frequency of 100 kHz.