# SERIES-PARALLEL ASSOCIATION OF TRANSISTORS FOR THE REDUCTION OF RANDOM OFFSET IN NON-UNITY GAIN CURRENT MIRRORS. 

Rafaella Fiorelli ${ }^{(l)}$, Alfredo Arnaud ${ }^{(1)}$, Carlos Galup-Montoro ${ }^{(2)}$<br>${ }^{(1)}$ GME -IIE, Facultad de Ingeniería, Universidad de la República, Montevideo - Uruguay.<br>${ }^{(2)}$ LCI, Departamento de Engenharia Eletrica,Universidade Federal de Santa Catarina, Florianópolis - Brazil.


#### Abstract

In this paper the series-parallel association of transistors applied to current mirrors with a non-unity copy factor is studied with regard to mismatch. This technique has been demonstrated to be a valuable tool in the design of low-offset oriented analog circuits. Some measurements are presented as well as a minimum offset design.


## 1. INTRODUCTION

The performance fluctuations of MOSFET's are usually modeled considering only threshold voltage $V_{T}$ and current factor $\beta$ fluctuations. In the simplest possible approach, $V_{T}$ and $\beta$ are random variables, with normal distribution, and standard deviations given by

$$
\begin{equation*}
\sigma_{V_{T}}^{2}=\frac{A_{V_{T}}^{2}}{2 W L}, \quad \frac{\sigma_{\beta}^{2}}{\beta^{2}}=\frac{A_{\beta}^{2}}{2 W L} \tag{1}
\end{equation*}
$$

where $W, L$ are transistor width and length respectively $[1,2]$ and $A_{V T}, A_{\beta}$ are two technology parameters with typical values $A_{V T}=13-35 \mathrm{mV} . \mu \mathrm{m}$ and $A_{\beta}=2-4 \% . \mu \mathrm{m}$ [2]. For the sake of simplicity, only variations in $V_{T}$ and $\beta$-as in (1)- will be considered in this paper. Nevertheless the analysis can be extended to other models to study the mismatch in CMOS transistors [1-4], or to obtain more accurate expressions for $\sigma_{V_{T}}^{2}, \sigma_{\beta}^{2}$, considering, for example, the mismatch dependence on the distance between transistors [1,2]. In analog design, it is common to express mismatch in terms of $\Delta V_{T}, \Delta \beta$, the difference between $V_{T}, \beta$, of two matched transistors. With a careful layout, the dependence of $\mathrm{V}_{\mathrm{T}}$ and $\beta$, on the distance between transistors $[1,2]$ is negligible and thus $\sigma_{\Delta V_{T}}^{2}=2 \sigma_{V_{T}}^{2}, \sigma_{\Delta \beta}^{2}=2 \sigma_{\beta}^{2} \quad$ [2].
Offset due to transistor mismatch is a major limitation in analog circuit performance. To reduce it, the designer increases the area of the transistors, and follows some layout rules such as providing the same surroundings for the transistors. Classic current mirrors (Fig.1(a)) with a copy factor $M \gg 1$ are particularly sensitive to mismatch offset because at the output, there is a single transistor with a reduced area which generates spread variations in $V_{T}$ and $\beta$. In a 2 -transistor current mirror $\left(\mathrm{M}_{\mathrm{A}}, \mathrm{M}_{\mathrm{B}}\right)$ the copy factor is calculated as the ratio between their aspect ratios:

$$
\begin{equation*}
\frac{(W / L)_{A}}{(W / L)_{B}}=M \tag{2}
\end{equation*}
$$

Series-parallel association of transistors can aid in the obtention of different transistor geometries [5] by combining a large number of unitary transistors. In Fig. 2 measured drain current vs. drain voltage curves for a single transistor, and a 10 by 10 array of the same transistor equivalent to a single one are shown. Both plots are similar, and also note in the upper plot that the drainsource transconductance $g_{d s}$ is much smaller in the case of the composed transistor [5]. This composed transistor can substitute $\mathrm{M}_{\mathrm{b}}$ in Fig.1(a), to implement a current mirror with the desired copy factor $M$ (as in Fig.1(c)), but with the same number of unitary transistors at both input and output branches of the mirror. A better matching and a reduction in random offset are expected because a large number of unitary transistors have been matched. In this paper analytical expressions to estimate current offset due to random mismatch in current mirrors using seriesparallel association of transistors are obtained. Measurements, examples of use and finally a minimum-offset design are presented.

## 2. CURRENT MIRROR TOPOLOGY AND MISMATCH

In Fig. 1 three different topologies for a current mirror to perform a $M: 1$ current copy are shown: (a) $M$ unitary transistors in parallel copy to a single one, (b) $N$-parallel transistors copy to $N$ series-stacked transistors, (c) $M$ unitary transistors in parallel copy to a $N$-series- $N$-parallel composed transistor. Circuits in Fig.1(b), (c) perform a $N^{2}: 1, M: 1$ copy, and present a lower current offset in comparison to Fig.1(a) because of the larger area of the equivalent transistor $\mathrm{M}^{\prime}{ }_{\mathrm{B}}\left(\mathrm{M}^{\prime}{ }_{\mathrm{B}}\right)$. The normalized random current mismatch in the circuit of Fig.1(a) is calculated with small signal analysis, assuming that each unitary transistor $\mathrm{M}_{\mathrm{a}}, \mathrm{M}_{\mathrm{b}}$ has the same standard deviations $\sigma_{\beta}^{2} / \beta^{2}$ and $\sigma_{V_{T}}^{2}$ :

$$
\begin{equation*}
\left(\frac{\sigma_{\text {Iout }}^{2}}{I_{\text {out }}^{2}}\right)_{(a)}=\left(1+\frac{1}{M}\right) \cdot\left(\frac{\sigma_{\beta}^{2}}{\beta^{2}}+\frac{g_{m B}^{2}}{I_{\text {out }}^{2}} \cdot \sigma_{V_{T}}^{2}\right) \tag{3}
\end{equation*}
$$

where $g_{m B}$ is the gate transconductance of $\mathrm{M}_{\mathrm{b}}$. Matching calculation considering case (b) is more complex. $\Delta I_{\text {out }}$ variations in current are produced due to variations $\Delta \beta, \Delta V_{T}$, in series and parallel transistors. Each contribution is calculated by small signal analysis, then the four terms are summed. $\Delta I_{\text {out }}$ variations due to $\Delta V_{T i}$ variations in the series stacked transistors of the current mirror are:


Figure 1. Three $M: 1$ current copiers: (a) $\mathrm{A}_{\mathrm{A}}$ transistor composed by $M$ unitary transistors $\mathrm{M}_{\mathrm{a}}$ in parallel, copy to single transistor $\mathrm{M}_{\mathrm{B}}$. (b) $\mathrm{A}_{\mathrm{M}_{\mathrm{A}}}$ transistor composed by $N$ unitary transistors $\mathrm{M}_{\mathrm{a}}$ in parallel copy to $\mathrm{M}_{\mathrm{B}}^{\prime}$ transistor composed of $N$ series-stacked unitary transistors $\mathrm{M}_{\mathrm{b}}$. (c) A M" ${ }_{\mathrm{A}}$ transistor composed by $M$ unitary transistors $\mathrm{M}_{\mathrm{a}}$ in parallel, copy to $\mathrm{M}^{1}{ }_{\mathrm{B}}$ transistor composed of N -series-$N$-parallel unitary transistors $\mathrm{M}_{\mathrm{b}}$. All unitary transistors $\mathrm{M}_{\mathrm{a}} \equiv \mathrm{M}_{\mathrm{b}}$ have the same $\left(\sigma_{\beta} / \beta\right)^{2},\left(\sigma_{V T}\right)^{2}$.

$$
\begin{align*}
& \Delta I_{o u t}=\frac{\partial I}{\partial V_{T}} \cdot \Delta V_{T i}+\frac{\partial I}{\partial V_{S i}} \cdot \Delta V_{S i}+\frac{\partial I}{\partial V_{D i}} \cdot \Delta V_{S(i-1)} \\
& =-g_{m_{i}} \Delta V_{T i}-g_{m s_{i}} \Delta V_{S i}+g_{m d_{i}} \Delta V_{S(i-1)} \tag{4}
\end{align*}
$$

where $g_{m_{i}}, g_{m s_{i}}, g_{m d_{i}}$ are respectively the gate, source, and drain transconductances of a generic transistor $\mathrm{M}_{\mathrm{b} \text { i }}$. Equation (4) has been derived for a generic transistor $\mathrm{M}_{\mathrm{b}}$; considering that $g_{m d_{i}}=g_{m s_{(i-1)}}[6,7]$ and summing (4) for all the series


Figure 2. Measured $I_{D}-V_{D}$ curves for different gate voltages $V_{G}$, of (a) single $W / L=4 \mu \mathrm{~m} / 12 \mu \mathrm{~m}$ transistor. (b) $10 \times 10$ transistor array. At the top, saturation region is magnified for $\mathrm{V}_{\mathrm{G}}=4 \mathrm{~V}$ to observe the change in $g_{d s}$ from (a) to (b).
transistors:

$$
\begin{equation*}
N \Delta I_{o u t}=\sum_{i=1}^{N} g_{m_{i}} . \Delta V_{T i} \tag{5}
\end{equation*}
$$

Assuming that $\Delta V_{T i}$ are non correlated:

$$
\begin{equation*}
\sigma_{\Delta I_{\text {out }}}^{2}=\frac{\sigma_{V_{T}}^{2}}{N^{2}} \cdot \sum_{i=1}^{N} g_{m_{i}}^{2} \approx \frac{g_{m B^{\prime}}^{2}}{N^{2}} \sigma_{V_{T}}^{2} \tag{6}
\end{equation*}
$$

$g_{m B^{\prime}}, g_{m A^{\prime}}$ are respectively, the gate transconductance of the series/parallel composed-transistor $\mathrm{M}^{\prime}{ }_{\mathrm{B}}, \mathrm{M}^{\prime}{ }_{\mathrm{A}}$. Note that the result of the sum in (6) is not exact, it has been approximated supposing infinite differential-length series transistors, and the integration procedure and approximations presented in [7]. An equation equivalent to (6) can be derived for $\Delta \beta_{i}$ variations in series transistors. Variations in $\beta$ and $V_{T}$, in parallel transistors are calculated as in (3). The normalized mismatch current standard deviation is obtained:

$$
\begin{equation*}
\left(\frac{\sigma_{\text {Iout }}^{2}}{I_{\text {out }}^{2}}\right)_{(b)}=\frac{2}{N}\left[\frac{\sigma_{\beta}^{2}}{\beta^{2}}+\frac{g_{m B^{\prime}}^{2}}{I_{\text {out }}^{2}} \cdot \sigma_{V_{T}}^{2}\right] \tag{7}
\end{equation*}
$$

To derive (7) it has been used that $g_{m A^{\prime}} / I_{\text {in }}=g_{m B^{\prime}} / I_{\text {out }}$ because both $\mathrm{M}_{\mathrm{A}}^{\prime}, \mathrm{M}_{\mathrm{B}}^{\prime}$ have the same specific current [6]. The case of Fig.1(c) is quite similar to (6) but multiple series-composed transistors should be considered.

The analysis can be further extended to the general topology of Fig.3. With this configuration:

$$
\begin{equation*}
\frac{I_{i n}}{I_{o u t}}=\frac{Q \cdot R}{P \cdot S}=M \tag{8}
\end{equation*}
$$

where $P, R, Q$ and $S$ are the number of unitary transistors in series and parallel in each branch. The expected normalized current mismatch standard deviation for this circuit is:

$$
\begin{equation*}
\left(\frac{\sigma_{I_{\text {out }}}^{2}}{I_{\text {out }}^{2}}\right)=\left(\frac{1}{R S}+\frac{1}{P Q}\right) \cdot\left[\frac{\sigma_{\beta}^{2}}{\beta^{2}}+\frac{g_{m B}^{2}}{I_{\text {out }}^{2}} \cdot \sigma_{V_{T}}^{2}\right] \tag{9}
\end{equation*}
$$

$\left(\sigma_{\text {Iout }}^{2} / I_{\text {out }}^{2}\right)_{(c)}$ is calculated using (9) and $P=1, Q=M, R=S=N$. Note, from $(1,3,7,9)$ that, for the same gate area, $\sigma_{I_{\text {out }}}^{2} / I_{\text {out }}^{2}$ has been substantially reduced from Fig.1(a) to (b) or (c). In Fig. 4 calculated and measured $I_{\text {out }}, \sigma_{I_{\text {out }}}^{2} / I_{\text {out }}^{2}$ in terms of the input current, for a 100:1 NMOS current mirror with the topologies of Fig.1(a) $(M=100)$ and (c) $(N=10)$ are shown. $\sigma_{I_{o u t}}^{2}$ was calculated from 10 samples of the circuit of the same run. Unitary transistors were sized $W_{u} / L_{u}=4 \mu / 12 \mu$, and $A_{V T}=.03 \mathrm{~V} \mu \mathrm{~m}$, $A_{\beta}=.02 \mu \mathrm{~m}$ were employed for the offset estimation. The underestimation in $\left(\sigma_{I_{\text {out }}}^{2} / I_{o u t}^{2}\right)_{(a)}$ is assumed to come from the simplification in (1) of distance-related terms [1,2]. As expected, the measurements confirmed a considerable offset reduction from (c) to (a).

## 3. APPLICATION EXAMPLES

Current copiers with different copy factors are usual in analog integrated circuits, therefore series-parallel association of transistors is a powerful tool for the designer. For example, by combining several series-parallel unitary transistors as in Fig.5, it is possible to derive a wide range of copies of a single bias current, as usually required in analog design; very efficiently in terms of area and mismatch. The circuit in Fig. 5 has been designed to derive 120 nA , and 10 nA currents to bias analog circuitry from a single 40 nA reference. It occupies only $0.015 \mathrm{~mm}^{2}$ and the expected standard deviation is $\sigma_{\text {Iout } 1}=1.4 \mathrm{nA}$, $\sigma_{\text {Iout } 2}=0.26 \mathrm{nA}$, using $W_{u} / L_{u}=15 \mu \mathrm{~m} / 20 \mu \mathrm{~m}$ unitary transistors.

Another interesting example is the use of series-parallel transistors for current division in standard OTAs to obtain extremely low transconductances with an extended linear range [8]. Using adequate design criteria and layout, a significative improvement in offset is obtained compared to usual current division OTAs or current cancellation techniques where offset is a serious limitation $[9,10]$. In Table-1 predicted and measured offset of two OTAs of 2.8 nS , and 100 pS are shown. The OTAs use series-parallel current division as in [8], and linearized differential input pair [11] to achieve $\pm 550 \mathrm{mV}$ (measured) linear range at the input [8]. The measured standard deviation in Table1 was calculated using 10 circuit samples. Theoretical estimation of the offset also takes into account the offset introduced by other current mirrors, current sources, and the linearized differential pair in the circuit. But series-parallel current division still is the most significant term contributing to input offset voltage and should be reduced to improve offset.


Figure 3. Schematic of a generic series-parallel current mirror with a copy factor $M=(Q R) /(P S)$.


Figure 4. Calculated and measured $I_{\text {out }}, \sigma_{I_{\text {out }}}^{2} / I_{\text {out }}^{2}$ in a 100:1 current copier as in Fig.1(a) and (c).

|  | $\sigma_{\text {Voff }}$ Calc. | $\sigma_{\text {Voff }}$ Meas. | $V_{\text {off }}$ max. |
| :---: | :---: | :---: | :---: |
| OTA-I | 9.0 mV | 7.1 mV | 12 mV |
| OTA-II | 8.8 mV | 7.7 mV | 21 mV |

Table 1. Input referred offset $V_{o f f}$ calculated and measured ( $\sigma_{\text {Voff }}$ and maximum $V_{\text {off }}$ ), for (I) 100 pS OTA using the current division scheme of Fig. 1(b) with $\mathrm{N}=28$, (II) 28 nS OTA using the current division scheme of Fig. 1 (c) $-\mathrm{M}_{\mathrm{A}}=28$ parallel, $\mathrm{M}_{\mathrm{B}}=5 \times 5$ series-parallel.

## 4. DESIGN FOR MINIMUM OFFSET

Suppose a $M: 1(M \approx 800)$ current mirror which requires minimum offset implemented as in Fig.3. The design problem is to determine $P, Q, R, S$, and $W_{u}, L_{u}$, the width and length of the unitary transistor. Examining (9), it is assumed that $P . Q=R . S$ (equal area for $\mathrm{M}_{\mathrm{A}}, \mathrm{M}_{\mathrm{B}}$ ) for minimum mismatch offset. Another essential specification is the available area because mismatch is reduced for any topology if the gate area $A_{\text {Gate }}$ of transistors is increased (1). Also, matched transistors, particularly with common centroid geometry, require


Figure 5. An efficient 4:1, 1:3 current copier.


Figure 6. Layout example.
minimum distances between them and connecting wires, which increase the total circuit area $A_{\text {Totala }}$. The ratio $\rho=A_{\text {Gate }} / A_{\text {Total }}$ has usual values from $5-20 \%$. For the circuits presented, the layout was created by connecting row(s) of unitary transistors as in Fig.6. $W_{u}$ (drawn) was chosen $4 \mu \mathrm{~m}$ to reduce the effect of effective channel width reduction. A very short $L_{u}$ will result in a very small $\rho$ ratio because mainly connecting wires (see Fig.6) will compose the area. As $L_{u}$ increases, $\rho$ does so approximating a constant value. $L_{u}=40 \mu$ was selected examining an estimated plot $\rho(L)$ to achieve a ratio $\rho=30 \%$. With the available area, and the estimated layout structure, it was possible to draw 120 unitary transistors and the solution selected was $P=1, Q=56$, $R=29, S=2$. The circuit occupies a total area of $0.05 \mathrm{~mm}^{2}$ in a $0.8 \mu \mathrm{~m}$ CMOS technology, the expected current mismatch is $\sigma_{I_{\text {out }}} / I_{\text {out }}=0.33 \%$, and was designed to operate with $I_{\text {in }}=20 \mathrm{nA}$.
Finally note that the composed transistor $\mathrm{M}_{\mathrm{B}}$ would increase the output transconductance of the current mirror due to its small $g_{d s}$. This can contribute also to reduce systematic offset but in the example presented, and the mirrors of Fig.1, systematic offset is mainly introduced by the drain-source transconductance of the input transistor $\mathrm{M}_{\mathrm{A}}$. Although it will not be discussed in this presentation, systematic offset should be considered in a minimum offset oriented design.

## 5. CONCLUSIONS

Series-parallel association of transistors applied to the efficient implementation of current mirrors with a wide range of copy factors has been introduced. From both measurements and theoretical estimation, the technique has been demonstrated to be valuable in terms of mismatch offset reduction. In particular, it has been shown that extremely large current multiplication(division) factors can be obtained without a significant penalty in terms of area or offset. Some examples of use, and a minimum offset-oriented design have been presented.

## 6. ACKNOWLEDGEMENT

The authors thank CSIC, a Uruguayan organization for Science and Technology, for financial support.

## 7. REFERENCES

[1] M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.P.G. Welbers, "Matching properties of MOS transistors", IEEE JSSC, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
[2] Peter Kinget, Michiel Steyaert, Analog VLSI integration of massive parallel signal processing systems, Kluwer Academic Publishers, ISBN 0-7923-9823-8 November 1996.
[3] P.G. Drennan, and C.C. McAndrew, "Understanding MOSFET mismatch for analog design", IEEE JSSC, vol. 38, no. 3, pp. 450-456, March 2003.
[4] J. A. Croon et al., "An easy-to-use mismatch model for the MOS transistor", IEEE JSSC, vol. 37, no. 8, pp. 1056-1064, Aug. 2002.
[5] C. Galup-Montoro, M. C. Schneider, and I. J. B. Loss, "Series-parallel association of FET's for high gain and high frequency applications", IEEE JSSC, vol.29, n ${ }^{\circ} 9$, pp.10941101, September 1994.
[6] A. I. A. Cunha, M. C. Schneider, C. Galup-Montoro, "An MOS transistor model for analog circuit design", IEEE JSSC, vol.33, no.10, pp.1510-1519, Oct. 1998.
[7] A.Arnaud, C.Galup-Montoro, "Simple noise formulas for MOS analog design", IEEE Int.Symp. on Circuits and Systems (ISCAS), vol.1, pp.189-192, May 2003.
[8] A.Arnaud, C.Galup-Montoro, "Pico-A/V Range CMOS Transconductors Using Series-Parallel Current Division", IEE Electronic Letters, vol. „nº18, pp.1295-1296, Sept. 2003.
[9] A.Veeravalli, E.Sánchez-Sinencio, J.Silva-Martínez, "Transconductance Amplifiers Structures with Very Small Transconductances: A Comparative Design Approach", IEEE JSSC, vol.37, no.6, pp.770-775, Jun. 2002.
[10] J.Silva-Martínez, J.Salcedo-Suñer, "IC Voltage to Current Transducers with Very Small Transconductance", Analog Int. Circuits \& Signal Processing vol.13, pp. 285-293, 1997.
[11]F. Krummenacher; N. Joehl, "A 4-mhz CMOS continuoustime filter with on-chip automatic tuning," IEEE JSSC, vol.23, no.3, pp. 750-758, June 1988.

