

24th Symposium on Integrated Circuits and Systems

**SBCCI 2011** 

#### Design of a Temperature-Compensated Voltage Reference based on the MOSFET Threshold Voltage

Daniel E. Silva Piovani daniel.piovani@floripadh.com Márcio Cherem Schneider marcio@eel.ufsc.br



#### Topics

- 1. Temperature dependence of gate voltage in a diode connected MOSFET.
- 2. Compensation of temperature dependence through inversion level.
- 3. Voltage reference topology and design.
- 4. Simulations and measurements.
- 5. Conclusions.



## Temperature dependence of gate voltage in a diode connected MOSFET



$$UICM: \frac{V_{P} - V_{S(D)}}{\phi_{t}} = \sqrt{i_{f(r)} + 1} - 2 + \ln\left(\sqrt{i_{f(r)} + 1} - 1\right) \quad (1)$$

$$\frac{V_{P} - V_{S(D)}}{\phi_{t}} = F\left(i_{f(r)}\right) \qquad V_{P} \simeq \frac{V_{GB} - V_{TH}}{n}$$

$$V_{REF} = V_{GB} = V_{TH} + V_{X} + n\phi_{t} F\left(i_{f}\right) \quad (2)$$
1.  $V_{TH} = V_{TH0} + \kappa_{T}T$ ,  $\kappa_{T} < 0$  Linear Approximation  
2.  $V_{X} = \beta \phi_{t}$ ,  $\beta > 0$  Source voltage proportional to thermal voltage

 $V_{REF} = V_{GB} = V_{TH0} + \kappa_T T + n\phi_t \left[\beta + F(i_f)\right]$ (3)  $\underbrace{K}_{TAT} = V_{TAT} + \underbrace{n\phi_t \left[\beta + F(i_f)\right]}_{PTAT}$ 

 $V_{TH0}$  Threshold voltage at 0 K.



## Compensation of temperature dependence through inversion level



 $V_{REF} = V_{GB} = V_{TH0} + \kappa_T T + n\phi_t \left[\beta + F(i_f)\right] \quad (3)$   $\frac{\partial V_{REF}}{\partial T} = 0 \quad \rightarrow \text{ considering } F(i_f) \text{ indepedent of temperature.}$   $F(i_f) = -\left(\frac{\kappa_T T}{n\phi_t} + \beta\right) = -\left(\frac{\kappa_T q}{nk_B} + \beta\right) (4) \quad \text{Uncertainty in the slope factor value and its shift with temperature}$ 

Design Challenge  $\rightarrow$  biasing the MOSFET diode with a constant inversion level over the operating temperature range.

3/12

$$I_f = \frac{I_D}{I_{sQ}S} \longrightarrow I_D \propto I_{sQ}$$
 Drain current proportional to the specific current for constant  $i_f$ 



#### Voltage reference topology and design

#### **Self-biased Current Source**



*SCM* : Self-cascode MOSFET ( $M_{1-2}$ )

CVFCM : Cascode voltage follower current mirror ( $M_{3-8}$ )

#### **Strategy 1**

Use the SBCS current to bias a MOSFET diode.

#### **Strategy 2**

Design the SCM inversion levels for compensating the temperature dependence of  $V_{GB}$  of  $M_{1-2}$ .

E. Camacho-Galeano, C. Galup-Montoro, and M. Schneider. A 2-nW 1.1-V self-biased current reference in CMOS technology. *IEEE Transactions on Circuits and Systems II: Express Briefs.* 

4/12



#### Voltage reference topology and design

#### **Self-biased Current Source**



<u>CVFCM</u>  $V_{X} = \phi_{I} \left[ F\left(i_{f3}\right) - F\left(i_{f4}\right) \right] \simeq \phi_{I} \ln \left[ JK \right] W.I.$ <u>SCM</u>  $V_{x} = \phi_{t} \left[ F\left(i_{f1}\right) - F\left(i_{f2}\right) \right]$ Design value for  $V_x$  is approx.  $3\phi_t$  ( $\beta = 3$ ). Inversion level compensation  $\kappa_{T} = -1.528 \ mV \ / \ K \ (CMOS \ 0.5 \ \mu m)$  $F(i_{f2}) = -\left(\frac{\kappa_T q}{nk_T} + \beta\right) = 11.17 \rightarrow i_{f2} \approx 120$ 

 $I_D = I_{SQN} S_2 i_{f_2} \rightarrow S_2 = 3/100 \quad I_{D2} = 160 \, nA$ 

 $N = 2 \rightarrow I_{REF} = 80 \, nA$ 

E. Camacho-Galeano, C. Galup-Montoro, and M. Schneider. A 2-nW 1.1-V self-biased current reference in CMOS technology. *IEEE Transactions on Circuits and Systems II: Express Briefs.* 5/12



#### **Simulations**

- Temperature Coefficient (TC)
   Line Regulation (PSRR DC)
   PSSR AC
   Power Consumption
- 5. Minimum Operation Voltage
- 6. Startup Time



#### 24th Symposium on Integrated Circuits and Systems

**SBCCI 2011** 

Simulations





Figure 2– Simulated output voltage ( $V_{REF}$ ) at room temperature as a function of the power supply.



#### **Simulations**



Figure 3 – Distribution of the voltage reference obtained from Monte Carlo simulations for the 0.50 µm technology.

Figure 4– Distribution of the voltage reference obtained from Monte Carlo simulations for the 0.18 µm technology.



#### Measurements (The ugly truth and the not so ugly ...)

- 1. Difference between the simulated and the measured current. From 79 nA to 50.5 nA.
- Difference between the simulated and the measured voltage reference. From 1.292 to 1.166 V.
- 3. The voltage reference was over compensated showing a PTAT characteristic.
- 1. Low standard deviation in the measured samples,  $\sigma = 3.9$  mV (five samples).
- 2. Voltage reference presents linear dependence on the temperature, trimming technique could be applied to adjust the compensation ratio.



Figure 5 – Micrograph of the IC fabricated in CMOS 0.50 µm.



#### Measurements (The ugly truth and the not so ugly ...)



Figure 6 – Measured voltage reference for the 5 samples as a function of the supply voltage. Figure 7 – Measured voltage reference in four samples as a function of the temperature.



#### **Results**

	Simulation	Measurements (5 IC)
Temp. range	-20 - 80 °C	-20 - 80 °C
V <sub>DD</sub>	1.5 – 5 V	1.4 – 5 V
V <sub>REF</sub>	1.292 V	1.166 V ( <i>σ</i> = 3.9 <i>mV</i> )
I <sub>REF</sub>	79 nA	50.5 nA (σ = 0.84 nA)
Power @ 25 ℃	465 nW @ 1.5 V	303 nW @ 1.5 V
TC(V <sub>REF</sub> )	8 ppm/K	342 ppm/K
LS (V <sub>REF</sub> )	912 ppm/V	1032 ppm/V
PSRR	-59 dB @ 100 Hz	Not measured yet
Chip Area	0.027 mm <sup>2</sup>	



#### Conclusions

- A design methodology for a MOSFET-only temperature-compensated voltage reference was presented.
- The presented results shows a promising use of this kind of voltagecurrent reference in applications where area, power consumption and supply voltage are critical constraints.
- If precision in the voltage reference temperature dependence is required, a trimming technique can be easily added to the circuit.



#### **Acknowledgments**

The authors would like to thank CNPq, the Brazilian Agency of Science and Technology, for financial support of this work and the MOSIS program for the fabrication service.











# Thanks for your attendance

### ¿¿ Questions ??