Design and testing of a CMOS Self-Biased Current Source

Evandro Bolzan, Elias Bühler Storck, Márcio C. Schneider and Carlos Galup-Montoro

Electrical and Electronics Engineering Department

Federal University of Santa Catarina (UFSC)

Florianópolis, SC, Brazil 88040-900

Email: bolzan.evandro@gmail.com, elias.storck@gmail.com, marcio.cherem.schneider@gmail.com, carlosgalup@gmail.com

Abstract—This paper presents the design and testing of a selfbiased current source. The design described in this paper is based on the concept of inversion coefficient, which allows a direct calculation of the dispersion in the output current in terms of the internal bias errors and transistor mismatch. The circuit was fabricated in a standard CMOS 180 nm technology.

Index Terms—Self-biased current source, Self-cascode MOS-FET, operational amplifier, inversion coefficient.

I. INTRODUCTION

Current sources are essential biasing circuits [1]. To reduce power consumption in CMOS technologies, various current sources based on sub-threshold operation of the MOSFET have been proposed. Some of them include integrated resistors [2], or transistors operating in linear region [3], [4] to replace the passive components. This paper present a very simple and intuitive design of a modular self-biased current source using the Self-Cascode MOSFET (SCM) [5], [6] including the analysis of the errors associated to moderate inversion operation of transistors and mismatch effects.

The paper is organized as follows. In Section II, the Self-Cascode MOSFET (SCM) is briefly described and approximated design equations are derived. In Section III, the design procedure of the SCM based current reference in terms of the circuit specifications is presented. Section IV shows simulation and experimental results. Finally the conclusions are presented in Section V.

II. SELF-CASCODE MOSFET

The SCM, commonly used as a Proportional-to-Absolute Temperature (PTAT) low voltage generator, is the core of several self-biased current sources [5]–[8]. In the SCM of Fig. 1, M_1 operates in the triode region and M_2 operates in saturation ($i_{f2} \gg i_{r2}$).

The current flowing through each transistor is

$$I_{D1} = I_{SQ}S_1(i_{f1} - i_{r1}) = I_D \tag{1}$$

$$I_{D2} \approx I_{SQ} S_2 i_{f2} = I_D \tag{2}$$

where i_f and i_r are the forward and reverse normalized currents or inversion levels [9]–[11], I_{SQ} is the specific current dependent on the technological parameters and S_1 and S_2 are the geometric ratios of the transistors. Since $V_{D1} = V_{S2}$ and $V_{G1} = V_{G2}$, then $i_{r1} = i_{f2}$. Thus, from (1) and (2) it follows that

$$i_{f1} = \left(1 + \frac{S_2}{S_1}\right) i_{f2} = \alpha_1 i_{f2}$$

$$(3)$$

$$V_{DD}$$

$$I_D$$

$$V_{DS1}$$

$$M_1 \text{ (Triode)}$$

Fig. 1: Self-Cascode MOSFET.

Applying the Unified Current Control Model (UICM) to both transistors [10], [11] results in

$$V_{DS1} = \phi_t \left[F(i_{f1}) - F(i_{f1}/\alpha_1) \right]$$
(4)

where

$$F(i) = \sqrt{1+i} - 2 + \ln\left(\sqrt{1+i} - 1\right)$$
 (5)

In strong inversion (SI), $i_{f1} \gg 1$, Eqs. (4) and (5) can be simplified as

$$\frac{V_{DS1}}{\phi_t} \sim \sqrt{i_{f1}} - \sqrt{i_{f1}/\alpha_1} \tag{6}$$

whereas in moderate inversion (WI, MI), $i_{f1} < 2$, and V_{DS1} can be approximated by

$$\frac{V_{DS1}}{\phi_t} \sim \ln \alpha_1 + \frac{\alpha_1 - 1}{4\alpha_1} i_{f1} \tag{7}$$

Finally, in weak inversion (WI), $i_{f1} \ll 1$, and

$$\frac{V_{DS1}}{\phi_t} = \ln \alpha_1 \tag{8}$$

III. SCM-BASED CURRENT REFERENCE

The current source of Fig. 2 [7], [8] consists of two SCM biased by a PMOS current mirror and an operational amplifier that forces the internal nodes of the SCMs to be at the same potential.

If M_1 and M_2 operate in WI, it follows from (4), (5) and (8) that

$$\ln \alpha_1 = F(i_{f3}) - F(i_{f3}/\alpha_3), \quad \alpha_3 = 1 + S_4/S_3 \quad (9)$$

Thus, i_{f3} (the inversion level of M_3) is constant and dependent only on the geometrical ratios α_1 and α_3 . The output reference current I_{OUT} is

$$I_{OUT} = I_{SQ} S_{e1} i_{f1} = I_{SQ} S_{e3} i_{f3} \tag{10}$$

where S_{e1} and S_{e3} are the geometric ratios of the transistors equivalent to SCM 1-2 and SCM 3-4 given [12] by

$$1/S_{e1(3)} = 1/S_{1(3)} + 1/S_{2(4)} \tag{11}$$

Thus, the output current is proportional to the specific current of the *n*-channel transistors. Consequently, the circuit is useful to bias transistors at constant inversion levels, independent of the temperature and technology.

As shown in Fig. 3, the operational amplifier in Fig. 2 can be replaced by an intermediate branch formed by M_5 and M_6 , which imposes the equality of the potentials V_X and V_Y [11].

In effect, if M_6 is equal to M_2 , its source voltage equals V_X . On the other hand, if M_3 equals M_5 , its drain voltage equals V_Y . Thus, the series connection of M_5 and M_6 forces $V_X = V_Y$.



Fig. 2: Modular Self-Biased Current Source (start-up circuit not shown).



Fig. 3: Self-Biased Current Source (start-up circuit not shown) [5].

A. Error Analysis

To analyze the error in the reference voltage provided by the SCM operating in WI, we assume that (10) is valid, thus, we neglect the nonidealities in the *p*-channel current mirrors.

Consequently, the relative error in the output current is the same as the relative errors in the inversion coefficients i_{f1} and i_{f3} . From (7) we obtain the error in V_{REF} as a function of the inversion level i_{f1} .

$$\frac{\Delta V_{REF}}{\phi_t} = \frac{\alpha_1 - 1}{4\alpha_1} \Delta i_{f1} = \frac{\alpha_1 - 1}{4\alpha_1} \frac{\Delta I_D}{I_D} i_{f1} \qquad (12)$$

Obviously, for deep weak inversion operation, this error is negligible.

The current source of Fig. 2 is susceptible to the offset voltage of the operational amplifier and that of Fig. 3 to the mismatches between the SCM transistors and the transistors of the intermediate branch.

As described in [8], an offset voltage V_{off} leads to an error in the inversion coefficient of M_3 given by

$$\frac{\Delta i_{f3}/i_{f3}}{V_{off}/\phi_t} = \frac{2}{\sqrt{1+i_{f3}} - \sqrt{1+i_{f3}/\alpha_3}}, \ 1 < \alpha_3 < \alpha_1(13)$$

which, using the approximations of Section II, can be written as

$$\frac{\frac{\Delta i_{f3}}{i_{f3}}}{\frac{V_{off}}{\phi_t}} = \frac{1}{\ln \alpha_1 - \ln \alpha_3}, \sqrt{\alpha_1} < \alpha_3 < \alpha_1 @ \text{ WI, MI (14)}$$

$$\frac{\Delta I_{f3}/i_{f3}}{V_{off}/\phi_t} = \frac{2}{\ln \alpha_1}, 1 < \alpha_3 \leqslant \sqrt{\alpha_1} @ \text{ SI}$$

$$(15)$$

The curve of Fig. 4a shows the error in the inversion coefficient per normalized offset voltage as function of the geometric ratio α_3 . Fig. 4b shows the inversion level and the overdrive voltages as functions of α_3 . Clearly a value of α_3 near 1 minimizes the error of the inversion coefficient but implies operation in strong inversion with a high overdrive voltage incompatible with advanced technologies. Thus, as a rule of thumb one can make the choice of a value of α_3 which gives an error of the order of two or three times the minimum error in SI.

B. Circuit Design

The current source of Fig. 3 has been designed in a standard 180 nm CMOS technology to provide an output reference current $I_{OUT} = 10$ nA with $\Delta I_{OUT}/I_{OUT} = 10\%$. The PTAT reference voltage is affected by threshold voltage mismatch and, consequently, should be much higher than the voltage mismatch, but due to the logarithmic dependence of the PTAT voltage on α_1 , a value of V_{REF} much larger than $3\phi_t$, is not practical [7]–[9]. We selected $V_{REF} = 3\phi_t$, and $\Delta V_{REF} = 0.5$ mV. We can readily calculate α_1 writing i_{f1} in terms of α_1 with the help of (12) and solving $F(i_{f1}) - F(i_{f1}/\alpha_1) = 3$. We obtain, $\alpha_1 = 16.9$ and $i_{f1} = 0.808$. Once α_1 is determined, we calculate α_3 from (14). For an offset voltage of 1 mV $\alpha_3 = 11.2$. Finally from (9) we obtain $i_{f3} = 2.45$.

Fig. 5 shows the operating point (intersection point of the two curves of the two SCMs) of the projected current source.



(a) Relative sensitivity of the reference current versus α_3 .



(b) Overdrive voltage and the inversion level versus α_3 .

Fig. 4: Accuracy analysis of the current source.



Fig. 5: Internal voltages of the SCMs as functions of the bias current.

For the calculation of the aspect ratio S of each transistor the normalized specific current I_{SQ} of the transistor was extracted. The value of I_{SQ} obtained through the g_m/I_D method was 175 nA [13]. The width W and length L of the transistors were determined through Pelgrom's model of the threshold mismatch [14], since the threshold voltage standard deviation dependent on the area of the devices, as shown in (16), we chose the same design criteria used in the current mirrors with large current gain or attenuation, to keep the same area for transistors with different geometric ratios [12]. The area A of the transistors was determined using (16) with the parameters shown in Table I. The width and length of the devices in terms of the geometric ratios and areas are simply given by (17). In Table I, the aspect ratios and the inversion coefficients of the transistors used in the SCMs are summarized. The transistors were implemented through series-parallel associations of unitary transistors [12].

$$\sigma(\Delta V_{T0}) = \frac{A_{VT}\zeta}{\sqrt{A}} \tag{16}$$

$$W = \sqrt{AS}, \quad L = \sqrt{\frac{A}{S}}$$
 (17)

TABLE I: Parameters of the SBCS @ A_{VT} = 3.0 mV μ m, $\sigma(\Delta V_{T0}) = 1$ mV, $\zeta = 4$.

Area [µm ²]	Transistor	S	α	i_f	i_r	W [μm]	L [µm]	I_{SQ} [nA]
147.280	M_1	0.0796	16.9	0.8079	0.04685	1× 3.425 (3.425)	9×4.780 (43.02)	165
147.280	$M_{2,6}$	1.263		0.04685	0	1×13.645 (13.645)	2×5.400 (10.80)	169
147.280	$M_{3,5}$	0.02769	11.2	2.452	0.2088	1×2.020 (2.020)	2×9×4.050 (72.930)	161
168.726	M_4	0.2834		0.2088	0	1×6.915 (6.915)	4×6.100 (24.4)	169

IV. SIMULATION AND EXPERIMENTAL RESULTS

Fig. 6 shows the approximate PTAT dependence of the current reference for different process corners.

To verify the initialization characteristics of the current source, a square wave of 5 Hz was applied. The results of simulation and experiment are shown in Figs. 7a and 7b, respectively. The stabilization time is high, since this current source does not have a start-up circuit.

An analysis of the impacts on the output reference current I_{OUT} under process variations and matching through Monte Carlo (MC) simulation was made. The results of the MC simulations and the measurements of 33 chip samples are shown in Figs. 8a and 8b, respectively. The simulation presented values of standard deviation and mean of I_{OUT} close to the experimental values, for the small number of available samples.



Fig. 6: Current reference at different process corners over temperature.



(a) Corner simulation of the output current.



(b) Measured output current.

Fig. 7: Output current for a square wave V_{DD} .



Fig. 8: Output current dispersion.

V. CONCLUSIONS

A modular self-biased current source has been designed using a very simple and intuitive design procedure. The transistors have been seized in order to limit the output current dispersion. The advantage of using the inversion level as key variable is clearly show. Experimental results corroborate the design procedure.

ACKNOWLEDGMENT

The authors would like to thank the MOSIS Program, which provided resources for the fabrication of the test chips. This work was supported by the Brazilian agencies CAPES and CNPq, by means of scholarships.

REFERENCES

- P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 4th ed. John Wiley & Sons, Inc, 2001.
- [2] T. Kim, T. Briant, C. Han, and N. Maghari, "A nano-ampere 2nd order temperature-compensated cmos current reference using only single resistor for wide-temperature range applications," in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), May 2016, pp. 510–513.
- [3] H. J. Oguey and D. Aebischer, "CMOS current reference without resistance," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 7, pp. 1132–1135, July 1997.
- [4] K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A 1-µW600-ppm/°C Current Reference Circuit Consisting of Subthreshold CMOS Circuits," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 57, no. 9, pp. 681–685, Sep. 2010.
- [5] P. Heim, S. Schultz, and M. A. Jabri, "Technology-Independent Biasing Technique for CMOS Analog Micropower Implementation of Neural Networks," in *Proceedings of the 4th IEEE International Workshop on Cellular Neural Networks and their Applications*, (CNNA-95), 1995.
- [6] E. M. Camacho-Galeano, C. Galup-Montoro, and M. C. Schneider, "A 2-nW 1.1-V self-biased current reference in CMOS technology," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 52, no. 2, pp. 61–65, Feb 2005.
- [7] C. Zamarreno-Ramos, T. Serrano-Gotarredona, and B. Linares-Barranco, "OTA-C oscillator with low frequency variations for on-chip clock generation in serial LVDS-AER links," in 2009 IEEE International Symposium on Circuits and Systems, May 2009, pp. 2657–2660.
- Methodology [8] А. F. О. Hurtado, "Design of a Modu-CMOS Ultra-Low Self-Biased Current Source," lar Power Universidade Master's thesis, Federal de Santa Catarina, http://lci.ufsc.br/pdf/Dissertacao%20-2017. [Online]. Available: %20Andres%20Fernando%20Ordonez%20Hurtado.pdf
- [9] E. A. Vittoz, "Analog Circuits in Weak Inversion," in Sub-Threshold Design for Ultra Low-Power Systems. Springer, 2006, pp. 147–166.
- [10] M. C. Schneider and C. Galup-Montoro, CMOS Analog Design Using All-Region MOSFET Modeling, 1st ed. New York, NY, USA: Cambridge University Press, 2010.
- [11] C. Galup and M. Schneider, "The compact all-region MOSFET model: theory and applications," in 2018 16th IEEE International New Circuits and Systems Conference (NEWCAS), June 2018, pp. 166–169.
- [12] A. Arnaud, R. Fiorelli, and C. Galup-Montoro, "Nanowatt, Sub-nS OTAs, With Sub-10-mV Input Offset, Using Series-Parallel Current Mirrors," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 9, pp. 2009– 2018, Sep. 2006.
- [13] R. S. Silva, L. P. Luiz, M. C. Schneider, and C. Galup-Montoro, "A Test Chip for Characterization of the Series Association of MOSFETs," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, pp. 1–5, April 2019.
- [14] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," *IEEE Journal of Solid-State Circuits*, vol. 24, no. 5, pp. 1433–1439, Oct 1989.