

## REFERENCES

- 1- A. Rodriguez-Vázquez and E. Sánchez-Sinencio (eds.), “Special issue on low-voltage and low power analog and mixed-signal circuits and systems,” IEEE Trans. on Circuits and Systems-I, vol 42, November 1995.
- 2- W. Serdijn, A. C. Van der Woerd, and J. C. Kvenen (eds.), “Special issue on low-voltage, low power analog integrated circuits,” IEEE, J. Analog Integrated Circuit and Signal Processing, vol. 83, no. 4, July 1995.
- 3- E. Vittoz, “The design of high performance analog circuits on digital CMOS chips,” IEEE J. Solid-State Circuits, vol. 23, pp. 657-665, June 1985.
- 4- E. Sano, T. Tsukahara, and A. Iwata, “ Performance limits of mixed analog/digital circuits with scaled MOSFET’s,” IEEE J. Solid-State Circuits, vol. 23, pp. 942-949, August 1988.
- 5- Y. Matsuya, and J. Tamada, “1V power supply, low-power consumption A/D conversion technique with swing- suppression noise shaping,” IEEE J. Solid-State Circuits, vol. 29, pp. 1524-1530, December 1994.
- 6- R. Castello, and P. R. Gray, “Performance limitation in switched-capacitor filters,” IEEE Trans. on Circuits and Systems-I, vol. CAS-32, pp. 865-876, September 1985.
- 7- G. Groenewold, “Optimal dynamic range integrators, ” IEEE Trans. on Circuits and Systems-I, vol. 39, pp. 614-627, August 1992.
- 8- R. Castello, F. Montecchi, F. Rezzi, and A. Baschiroto, “Low-voltage analog filters,” IEEE Trans. on Circuits and Systems –I, vol. 42, pp. 827-840, November 1995.

- 9- H. T. Ng, R. M. Ziazadeh, and D. J. Allstot, "A multistage amplifier technique with embedded frequency compensation, " *IEEE J. Solid-State Circuits*, vol. 34, pp. 339-347, March 1999.
- 10- J. Crols, and M. Steyaert, "Switched-Opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 29, pp. 936-942, August 1994.
- 11- T. Adachi, A. Ishinawa, A. Barlow, and K. Takasuka, "A 1.4 V switched capacitor filter, " in *proc. CICC*, pp. 8.2.1-8.2.4, May 1990.
- 12- R. Castello, A. G. Grassi, and S. Donati, "A 500 nA sixth-order bandpass SC filter," *IEEE J. Solid-State Circuits*, vol. 25, pp. 669-676, June 1990.
- 13- F. Callias, F. H. Salchli, and D. Girard, "A set of four IC's in CMOS technology for a programmable hearing aid," *IEEE J. Solid-State Circuits*, vol. 20, pp. 301-312, April 1989.
- 14- O. H. Schade, Jr. and E. J. Kramer, "A low-voltage BiCMOS op amp, " *IEEE J. Solid-State Circuits*, vol. SC-16, pp. 661-668, December 1981.
- 15- H. Chi, T. B. Tarim, C. Lin, A. Hyogo, M. Ismail, and C. Hwang, "Robust low-voltage low-power analog MOS VLSI design," *IX IFIP, Tutorials of International Conference on VLSI*, Brazil, August 1997.
- 16- R. Hogervorst and J. H. Huijsing, "Design of low-voltage, low-power operational amplifier cells, " *Kluwer Academic Publishers*, London, 1996.
- 17- R. Castello and L. Tomasini, " A BiCMOS speech circuit with only two external components, " *IEEE J. Solid-State Circuits*, vol. 28, pp. 770-777, July 1991.
- 18- A. Baschiroto, R. Castello, and F. Montecchi, "Design strategy for low-voltage SC circuits, " *IEE Electronics Lett.*, vol. 30, pp. 378-379, March 1994.

- 19- J. B. Hughes, N. C. Bird, and I. C. Macbeth, "Switched currents - a new technique for analog sampled-data signal processing," in Proc. ISCAS, pp. 1584-1587, May 1989.
- 20- J. B. Hughes, I. C. Macbeth, and D. M. Pattullo, "Second generation switched-current signal processing," in Proc. ISCAS, pp. 2805-2808, May 1990.
- 21- R. T. Gonçalves, S. Noceti F., M. C. Schneider, and C. Galup-Montoro, "Digitally programmable switched current filters," in Proc. ISCAS, vol. 1, pp. 258-261, May 1996.
- 22- A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS transistor model for analog circuit design," IEEE J. Solid-State Circuits, vol. 33, pp. 1510-1519, October 1998.
- 23- D. Vallancourt, Y. P. Tsividis, and S. J. Daubert, "Current-copier cells," IEE Electronics Lett., vol 24, no 25, pp. 1560-1562, December 8, 1988.
- 24- G. Wegman, "Design and analysis techniques for dynamic current mirrors," Ph. D. Thesis No. 890, Lausanne, EPFL 1990.
- 25- T. S. Fiez, G. Liang, and D. Allstot, "Switched-current circuit design issues," IEEE J. Solid-State Circuits, vol. 26, pp. 192-202, March 1991.
- 26- C. Toumazou, J. B. Hughes, and D. M. Pattullo, "Regulated cascode switched-current memory cell," IEE Electronic Lett., vol. 26, no. 5, pp. 303-305, March 1, 1990.
- 27- D. G. Nairn, "Amplifiers for high-speed current-mode sampling-and-hold circuits," in Proc. ISCAS, pp. 2045-2048, 1992.
- 28- X. Hu, and K. W. Martin, "A switched-current sample-and-hold circuit," in Proc. ISCAS, pp. 191-194, 1996.
- 29- W. Guggenbuhl, J. Di, and J. Goette, "Switched-current memory circuits for high-precision application," IEEE J. Solid-State Circuits, vol. 29, pp. 1108-1116, September 1994.

- 30- C. Galup-Montoro, M. C. Schneider, A. L. Koerich and R. L. O. Pinto, "MOSFET threshold extraction from voltage-only measurements," IEE Electronics Lett., vol. 30, no.17, pp. 1458-1459, August 1994.
- 31- C. C. Enz, "High precision CMOS micropower amplifiers," Ph.D. Thesis no. 802, EPF-Lausanne, Switzerland, 1989.
- 32- Márcio C. Schneider "Uma nova metodologia para implementação de filtros a correntes chaveadas" Trabalho para concurso de professor titular, UFSC, Florianópolis, Março de 1996.
- 33- K. Bult, and G. J. G. M Geelen, "An inherently linear and compact MOST-only current division technique, " IEEE J. Solid-State Circuits, vol. 27, pp. 1730-1735, December 1992.
- 34- P. E. de Haan, "Analog circuit design on digital sea-of-gates arrays," Ph. D. Thesis, University of Twente, The Netherlands, 1996.
- 35- C. M. Hammerschmied, and Q. Huang, "Design and implementation of an untrimmed MOSFET-only 10-bit converter with  $-79\text{dB THD}$ ," IEEE J. Solid-State Circuits, vol. 33, pp. 1148-1157, August 1998
- 36- D. G. Nairn, "Zero-voltage switching in switched current circuits," in Proc. ISCAS, pp. 289-292, May 1994.
- 37- D. G. Nairn, "A high-linearity sampling technique for switched-current circuits," IEEE Trans. Circuits and Systems-II, vol. 34, pp. 49-52, January 1996.
- 38- SMASH Manual, Version 3, Dolphin Integration, France, 1995.
- 39- E. A. Vittoz , " Micropower techniques" in "Design of analog-digital VLSI circuits for telecommunications and signal processing, " J. E. Franca and Y. P. Tsividis (eds), Prentice Hall, 1994.

- 40- W. Ki, and G. C. Temes, "Offset-compensated switched capacitor integrators, "in Proc. ISCAS, pp. 2829-2832, May 1990.
- 41- T. R. Gonçalves, C. Galup-Montoro, "Analog circuit on a digital SOT array, " in Proc. XI Conf. of Brazilian Microelectronics Society, pp. 55-60, Brazil, August 1996.
- 42- A. C. M. Queiroz, P. R. M. Pinheiro and L. P. Calôba, "Nodal analysis of switched-current filters," IEEE Trans. on Circuits and Systems-II, vol. 40, pp. 10-18, January 1993.
- 43- J. Silva-Martinez, and E. Sánchez-Sinencio, "Biquadratic programmable SC filters with additional flexibility and reduced total capacitance, " Int. Journal of Circuit Theory and Applications, vol. 17, no. 2, pp. 241-248, April 1989.
- 44- D. J. Allstot, R. W. Brodersen and P. R. Gray, "An electrically programmable switched-capacitor filter," IEEE J. Solid-State Circuits, vol. Sc-14, pp. 1034-1041, December 1979.
- 45- F. P. Martins, N. Paulino and J. E. Franca, "Charge-programming techniques for SC biquads," in Proc. ISCAS, pp. 1160-1163, May 1993.
- 46- N. Paulino, J. E. Franca "Digitally-programmable switched-current Biquad, "Annual Report, pp. 21-23, 1994.
- 47- P. F. Santos, J. P. Oliveira, B. G. Henriques, and J. E. Franca, "An CMOS general purpose digitally-programmable switched-current biquad," in Proc. 4th Mideuropean Conf. on Custom Application Integrated Circuits, Budapest, pp. 61-68, May 1993.
- 48- P. J. Crawley, and G. W. Roberts, " Predicting harmonic distortion in switched-current memory circuits," IEEE Trans. on Circuits and Systems-II, vol. 41, pp. 73-86, February 1994.
- 49- Tanner Tools Manual, Version 6, Tanner Research, Inc., USA, 1996.

- 50- M. Ishikawa, and T. Tsukahara, "An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H," IEEE J. Solid-State Circuits, vol. 24, pp. 1485-1491, December 1989.
- 51- C. Y. Ling, "A sample-data switched-current analog FIR filter with digitally programmable coefficients in 0.8 $\mu$ m CMOS," Master thesis, Hong Kong University, January 1997 (<http://www.ee.ust.hk/~analog>).
- 52- R. R. Torrance, T. R., Viswanathan and J. V. Hanson, "CMOS voltage to current transducers," IEEE Trans. on Circuits and Systems, vol. CAS-32, pp. 1097-1104, November 1985.
- 53- H. O. Elwan, C. Hwng, and M. Ismail, "A class AB CMOS fully balanced signal generator," IEEE Circuits and Devices, pp. 13-15, September 1998.
- 54- B. C. Rothenberg, S. H. Lewis., and P. J. Hurst, "A 20- M sample/s switched-capacitor finite-impulse-response filter using a transposed structure," IEEE J. Solid-State Circuits, vol. 30, pp.1350-1356, December 1995.
- 55- R. Barnett and R. Harjani, "A 200MHz differential sampled data FIR filter for disk drive equalization," in Proc. ISCAS, vol. 1, pp. 429-432, May 1996.
- 56- B. Song, and D. C. Soo, "NRZ timing recovery technology for band-limited channels," IEEE J. Solid-State Circuits, vol. 32, pp. 514-520, April 1997.
- 57- J. M. Cioffi, W. L. Abbott, H. K. Thapar, C. M. Melas, and K. D. Fisher, "Adaptive equalization in magnetic-disk storage channels," IEEE Comm. Mag., pp. 14-29, February 1990.
- 58- J. W. M. Bergmans, "Density improvements in digital magnetic recording by decision feedback equalization," IEEE Trans. Magnetism, vol. MAG-22, pp. 157-162, May 1986.
- 59- K.D. Fisher, W.L.Abbott, J. L. Sonntag, and R. Nesin, "PRML detection boots hard-disk drive capacity," IEEE Spectrum, pp. 70-76, November 1996.

- 60- S. Kiriaki, T. Viswanathan, G. Feygin, B. Staszewski, R. Pierson, B. Krenik, M. de Wit, and K. Nagaraji, "A 160 MHz analog equalizer for magnetic disk read channels," IEEE J. Solid-State Circuits, vol. 32, pp. 1839-1850, November 1997.
- 61- Biman and D. G. Nairn, "Trimming of current mode DACs by adjusting  $V_t$ ," in Proc. ISCAS, pp. 33-36, 1996.
- 62- Y. Tsividis, "Mixed analog-digital VLSI devices and technology," McGraw-Hill, New York, 1996.
- 63- M. Ismail and T. Fiez (eds.), "Analog VLSI signal and information processing," McGraw-Hill, New York, 1994.
- 64- U. Gatti, F. Maloberti, and V. Liberali, "Full stacked layout of analog cells," in Proc. ISCAS, pp. 1123-1126, 1989.
- 65- J. D. Bruce, H. W. Li, M. J. Dallabetta, and R. J. Baker, "Analog layout using ALAS!," IEEE J. Solid-State Circuits, vol. 31, pp. 271-274, February 1996.
- 66- The EPFL-EKV MOSFET Model, Version 2-3, August 1996.
- 67- E. Sánchez-Sinencio and A. G. Andreou (eds.), "Low-voltage/low-power integrated circuits and systems low-voltage mixed-signal circuits," IEEE, Press, New York, 1999.
- 68- R. L. O. Pinto, F. A. Farag, M. C. Schneider and C. Galup-Montoro, "A design methodology for MOS amplifiers," SBCCI 97 Conf., pp. 233-242, Gramado, Brasil, August. 1997.
- 69- R. L. O. Pinto, "Metodologia de projeto de amplificadores CMOS," Dissertação de Mestrado Florianópolis, 1997.

## PUBLISHED PAPERS

- 1- F. A. Farag , R. Faustino, S. N. Filho, C. Galup-Montoro and M. C. Schneider “ A programmable second generation SI integrator for low voltage applications, ” International VLSI 97 Conf., pp. 129-139, Gramado ,Brazil, August. 1997.
- 2- R. L. Oliveira Pinto, F. A. Farag , M. C. Schneider and C. Galup-Montoro “ A design methodology for MOS amplifiers, ” SBCCI 97 Conf., pp. 233-242, Gramado, Brazil, August. 1997.
- 3- F. A. Farag, C. Galup-Montoro and M. C. Schneider “ A programmable low voltage switched-current FIR filter for disk drive equalization,” International Conference on Microelectronics and Packaging (ICMP'98), pp. 249-255, PR, Brasil, August, 1998.
- 4- F. A. Farag, C. Galup-Montoro and M. C. Schneider “ A programmable low voltage switched-current FIR filter, ” Proc. ISCAS, Vol. II , pp. 472-475, May 1999.
- 5- F. A. Farag, M. C. Schneider and C. Galup-Montoro “A fully balanced switched-current sample-hold amplifier for low-voltage application,” To be published in International Conference on Microelectronics and Packaging (ICMP'99).