Ultra-low-voltage CMOS circuit design

Carlos Galup-Montoro

Federal University of Santa Catarina, Florianópolis, SC, Brazil

https://www.lci.ufsc.br/

Outline

- **1. Introduction**
- 2. Subthreshold MOSFET model
- 3. Ultra-low-voltage (ULV) CMOS digital circuits
- 4. ULV LC tank oscillators
- 5. ULV rectifiers and voltage multipliers

Motivations for low voltage



Motivations for low voltage

2. Power dissipation

Switching power

Power = Energy/transition $*f = C_L * V_{dd}^2$

Short-circuit power : due to non-zero rise/fall times





Motivations for low voltage

3. Low supply voltages

Thermoelectric generator



Photovoltaic cell





Energy provided by trees



* Love et al, "Source of sustained voltage difference between the xylem of a potted ficus benjamina tree and its soil", 2008.



CMOS supply voltages

Ultra low voltage (V_{DD} ~ 100 mV @ 300 K) 3-parameter MOSFET model (long-channel model)

Low voltage

4-parameter MOSFET model (long-channel model + DIBL)

Standard voltage (VDD ~ 1 V @ 300 K) 5-parameter MOSFET model (long-channel model + DIBL+ saturation velocity)

References

- J. M. Rabaey, "The power wall: are we scaling it or is it just getting higher?," EPUSP, São Paulo, Nov. 2012.
- Y. Ramadass, "Energy harvesters and energy processing circuits," ISSCC, San Francisco, Feb. 2013.

Outline

- **1. Introduction**
- 2. Subthreshold MOSFET model
- 3. Ultra-low-voltage (ULV) CMOS digital circuits
- 4. ULV LC tank oscillators
- 5. ULV rectifiers and voltage multipliers

NTV Pentium® Processor



Wide Dynamic Range

S. Jain, S. Khare et. al. "A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS," ISSCC 2012

MOS transistor



Inversion level

WI and SI (and the all-region) currents can be written as

 $I_{D} = \frac{W}{L} [f(V_{GB}, V_{SB}) - f(V_{GB}, V_{DB})]$

Denoting

$$\frac{f(V_{GB}, V_{S(D)B})}{I_{SH}} = i_{f(r)}$$

where I_{SH} is a (constant) normalization current $I_{SH} = \mu C_{ox} n \phi_t^2/2$ μ : carrier mobility C_{ox} : oxide capacitance unit area

n: slope factor (= 1.05 - 1.3) $\phi_t = \frac{kT}{q} (= 26 \text{ mV} @ 300 \text{K})$

 $i_{f(r)}$ is the forward (reverse) inversion level

$$I_D = \frac{W}{L} I_{SH} [i_f - i_r]$$

In saturation, $I_D \sim constant$ and $i_r << i_f$

12

The 4-parameter model

$$\frac{V_P - V_{S(D)B}}{\phi_t} = \sqrt{1 + i_{f(r)}} - 2 + \ln\left(\sqrt{1 + i_{f(r)}} - 1\right)$$

$$I_D = I_S(i_f - i_r) = I_{SH} \frac{W}{L}(i_f - i_r)$$

$$V_P = \frac{V_{GB} - V_{T0} + \sigma V_{DB} + \sigma V_{SB}}{n}$$

$$V_P = \frac{V_{GB} - V_{T0} + \sigma V_{DB} + \sigma V_{SB}}{n}$$

$$V_P : \text{pinchoff voltage}$$
Specific Units of the solid voltage factor of the s

MOSFET: Weak inversion (WI) model-1

$$I_D = I_F - I_R = I_0 \left(e^{\frac{V_P - V_{SB}}{\phi_t}} - e^{\frac{V_P - V_{DB}}{\phi_t}} \right)$$

$$V_P \cong \frac{V_{GB} - V_{T0}}{n} \qquad I_0 = \mu C_{ox} n \phi_t^2 e^1 (W/L)$$



Weak inversion MOSFET model-2

$$I_D = I_0 e^{\left(\frac{V_{GS} - V_T}{n\varphi_t}\right)} \left[1 - e^{-V_{DS}/\varphi_t}\right]$$

$$I_0 = \mu C_{ox} n \phi_t^2 e^1 (W/L)$$

$$V_T = V_{T0} + (n-1)V_{SB}$$



MOSFET: low-frequency small-signal model in weak inversion



 $g_{ms} = g_m + g_{mb} + g_{md}$

Low-voltage operation of the commonsource amplifier



Low–voltage operation of the (C)MOS inverter



J. Meindl, IEEE JSSC, 2000

Low-voltage operation of the commongate amplifier



The common-gate amplifier provides a voltage gain of greater than unity for $V_{DS}>0$. \rightarrow Very useful property for lowering the supply voltage limit for the operation of oscillators (later).



References

- E. Vittoz, "Weak inversion for ultimate low-power logic", in Low-Power Electronics Design, CRC Press, 2005.
- Márcio Cherem Schneider and Carlos Galup-Montoro, CMOS Analog Design Using All-Region MOSFET Modeling, Cambridge University Press, 2010.
- C. M. Adornes *et al.* "Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits," Journal of Low Power Electronics and Applications, vol. 12, issue 2, June 2022.

Outline

- **1. Introduction**
- 2. Subthreshold MOSFET model
- 3. Ultra-low-voltage (ULV) CMOS digital circuits
- 4. ULV LC tank oscillators
- 5. ULV rectifiers and voltage multipliers

$$I_{DN(P)} = I_{ON(P)} \cdot e^{\frac{V_{GB(BG)} - |V_{TN(P)}| - n_{N(P)} \cdot V_{SB(BS)}}{n_{N(P)} \cdot \varphi_t}} \cdot \left(1 - e^{-\frac{V_{DS(SD)}}{\varphi_t}}\right)$$

The strength or current capability of the transistor is given by

 $I_{N(P)} = I_{ON(P)} \cdot e^{\frac{-|V_{TN(P)}|}{n_{N(P)} \cdot \varphi_t}}$

For the sake of simplicity let $n_N = n_P = n$. The static transfer function of the inverter is obtained from

$$I_{DN} = I_{DP}$$

$$I_{ON} \cdot e^{\frac{V_I - V_{TN}}{n \cdot \varphi_t}} \cdot \left(1 - e^{-\frac{V_O}{\varphi_t}}\right) = I_{OP} \cdot e^{\frac{V_{DD} - V_I - |V_{TP}|}{n \cdot \varphi_t}} \cdot \left(1 - e^{-\frac{V_{DD} - V_O}{\varphi_t}}\right)$$

VDD

Vo

$$V_{I} = \frac{V_{DD}}{2} + \frac{V_{TN} - |V_{TP}|}{2} + \frac{n \cdot \phi_{t}}{2} \cdot \ln\left(\frac{I_{OP}}{I_{ON}}\right) + \frac{n \cdot \phi_{t}}{2} \cdot \ln\left(\frac{1 - e^{-\frac{V_{DD} - V_{O}}{\phi_{t}}}}{1 - e^{-\frac{V_{OD}}{\phi_{t}}}}\right)$$

In the ideal case of NMOS and PMOS transistors with the same strength, i.e. $I_{ON}=I_{OP}$ and $V_{TN}=|V_{TP}|$, the VTC reduces to

$$V_{I} = \frac{V_{DD}}{2} + \frac{n \cdot \phi_{t}}{2} \cdot \ln \left(\frac{1 - e^{-\frac{V_{DD} - V_{O}}{\phi_{t}}}}{1 - e^{-\frac{V_{O}}{\phi_{t}}}} \right)$$



The inverter threshold voltage, V_M , is defined as the voltage such that $V_I = V_O$. In the case for which the transistors have the same strength $(I_N = I_P)$ then $V_M = V_{DD}/2$. If the NMOS transistor is stronger than the PMOS transistor, $V_M < V_{DD}/2$, whereas if the PMOS transistor is stronger than the NMOS transistor, $V_M > V_{DD}/2$

$$V_M \approx \frac{V_{DD}}{2} + \frac{\frac{V_{TN} - |V_{TP}|}{2} + \frac{n \cdot \phi_t}{2} \cdot \ln\left(\frac{I_{OP}}{I_{ON}}\right)}{1 + \left|\frac{dV_I}{dV_O}\right|_{V_O = \frac{V_{DD}}{2}}}$$



The minimum operating supply voltage of the inverter and any CMOS static logic gate must be at least equal to unity, *i.e.*

$$\left|\frac{dV_{O}}{dV_{I}}\right|_{V_{O}} = \frac{V_{DD}}{2} = 1 \qquad \left|\frac{dV_{O}}{dV_{I}}\right|_{V_{O}} = \frac{V_{DD}}{2} = \frac{e^{\frac{V_{DD}}{2\cdot\phi_{t}}} - 1}{n}$$

$$V_{DD\min} = 2\phi_t \ln(2) = 36 \text{mV} \text{ at } 300 \text{K}$$

Minimum supply voltage for the CMOS inverter



CMOS inverter transfer characteristics (Swanson and Meindl, IEEE JSSC 1972)



Prof. James Meindl: Theoretically, the minimum supply voltage for a CMOS inverter is 2 (In2) (kT/q) = 36 mV at room temperature (IEEE JSSC, 2000)

Minimum Energy per Operation



Predicted by von Neumann: kTln(2)

J. von Neumann, [Theory of Self-Reproducing Automata, 1966].

Moving one electron over $V_{DDmin} = 2\ln(2)kT/q$

- $E_{min} = QV_{DD}/2 = q 2(ln2)kT/2q = kTln(2)$
- Also called the Von Neumann-Landauer-Shannon bound
- At room temperature (300K): Emin = 0.29 10⁻²⁰ J

Minimum sized CMOS inverter at 90 nm operating at 1V

• $E = CV_{DD}^2 = 0.8 \ 10^{-15} \ J$, or 5 orders of magnitude larger!

How close can one get?

from J. Rabaey, Low Power Design Essentials, Springer 2009 ReSMIQ Montréal 2024

Imbalance in the CMOS Inverter - 1





Consequences of imbalance between p/n transistors:

- Non-centered VTC characteristic (V_M≠V_{DD}/2);
- Unbalanced high-to-low and low-to-high transient times;
- Reduced noise margin;
- Lower gain at the inverter threshold voltage;....

Imbalance in the CMOS Inverter¹ - 2



¹C. G-Montoro, Marcio C. Schneider, T. D Fernandes, and D. G. Alves N, LASCAS 2024 ³⁰

The VTC of an inverter is affected by process parameters such as VT.

0.16 0.14 0.12 0.1 % 0.08 F S 0.06 S F 0.04 0.02 0<u>.</u> 0.08 0.1 0.12 0.14 0.02 0.04 0.06 0.16 Vi (V)

Large difference in rise and fall times due to PMOS/NMOS asymmetry.



TT – Typical NMOS and PMOS FS – Fast NMOS, Slow PMOS SF – Slow NMOS, Fast PMOS

This asymmetry represents a waste of energy since the maximum operating frequency is given by the sum of the rise and fall times.



Common Techniques: Reverse Body Bias (RBB) – VBP > VDD, VBN < GND Forward Body Bias (FBB) – VBP < VDD, VBN > GND

RBB – difficult to generate bias voltages FBB – is limited to sub-1V since two parasitic diodes are forward biased. Latch-up must be avoided.



 $V_W \rightarrow$ results from equalization of NMOS and PMOS currents

Inverter transient simulation without body bias (NBB) and with the "midway" compensation



CL

Gain-enhanced self-bias inverters¹



The Stacked-Inverter Gate (SIG)¹



 V_{DDmin} without positive feedback \rightarrow \rightarrow no hysteresis

$$K = I_0/I_2 \text{ and } J = I_1/I_2$$

 $N_i = P_i \quad i = 0, 1, 2$



SIG V_{DDmin} for unity gain versus *K* with J = 1

¹ Bose and Johnston ISCAS 2018
Combining techniques¹-1



(a) ROSC, (b) normal inverter (NI), (c) self-bias inverter (SBI) and (d) stacked inverter (SI).

¹ M. Ahmed et al. IEEE Access, vol. 12, 2024

Combining techniques²-2



ReSMIQ Montréal 2024

The CMOS Schmitt trigger



• 2 internal nodes (VX and VY)

- Feedback transistors (P2/N2) controlled by the output
- Hysteresis dependent on VDD & relative transistor strength
- Modeled in strong inversion but only recently (2017) in weak inversion

•For symmetric operation, corresponding NMOS and PMOS MOSFETs have the same current capability.

6 transistors (6T) Schmitt Trigger























ST sensitivity to p/n imbalance

ST inverter is less sensitive to process parameters (Vτ) spreading than the standard inverter.



SCHMITT TRIGGER as an amplifier



 $I_{0,1,2}$ is the current strength of $N_{0,1,2}$ and $P_{0,1,2}$

The ST as an ULV Logic Inverter-1 Conventional Inverter x Schmitt trigger



The ST as an ULV Logic Inverter-2 Conventional Inverter x Schmitt trigger – Experimental Results



Voltage gain transfer

6-T Schmitt trigger logic



Inverter, SIG, and standard ST



|Voltage gain|: Stacked Inverter >Standard ST>Inverter

ReSMIQ Montréal 2024

Ultra-low-voltage CMOS ring oscillators-1



 $v_{i} - g_{m}$ $\downarrow g_{o}$ $\downarrow \downarrow$ $\downarrow c$

 $\omega_{\rm osc} C/g_{\rm o} = \tan(\pi/N)$

$$g_{\rm m}/g_{\rm o} = \sqrt{1 + \tan^2{(\pi/N)}} \approx 1 + \frac{1}{2}(\pi/N)^2$$

W/L PMOS and NMOS transistors to balance the current strengths of the transistors for a supply voltage of 60 mV. The four types of ROs : INV (standard inverters), INVB (standard inverters, substrates to the gate), ST (conventional ST), and STB (conventional ST, substrates to gates)



ReSMIQ Montréal 2024

Ultra-low-voltage CMOS ring oscillators¹-2



Waveforms of the buffer outputs (top) and differential output voltage of the buffers (bottom) for the ST with the gates connected to the substrates and $V_{DD} = 48 \text{mV}$



Single and differential output voltages for the STB, with V_{DD} = 80mV. Differential output (diff.) is 20 mV/div

¹J. Ferreira and C. Galup-Montoro, "Ultra-low-voltage CMOS ring oscillators," Electronics Letters, March 2019.

Ultra-low-voltage CMOS ring oscillators-3



The peak-to-peak amplitude of oscillation for four types of ROs



Measured oscillation frequency as a function of the supply voltage



Histogram of the minimum supply voltage for the start-up of the STB oscillator (40 samples)

ST-Based Divide-by-Two Frequency Divider^{1, 2}

ST-based frequency divider with 2 stages







Output signals of frequency divider (2^{15}) at f_{in}= 32768 Hz, V_{DD}=76 mV. Classical logic: upper wave ST logic: lower wave



¹ D.G. Alves Neto, C. Galup-Montoro, ISCAS 2020 ² N. Lotze, Y. Manoli, JSSC 2012

ST Pierce Oscillator¹



130 nm CMOS

Parameter	Oscillator A	Oscillator B
Crystal	ABS07W-	AB38T-
part number	32.768kHz-D1	32.768kHz-12.5pF-E-7
$C_1 = C_2 \left[pF \right]$	6	25
$C_3 \left[pF \right]$	1.15	1.60
$R_F \left[G\Omega \right]$	5	5



¹ M.Siniscalchi, F. Silveira, C. Galup-Montoro, IEEE TCAS-I, 2020.

References

- R. M. Swanson and J. D. Meindl, "Ion-implanted complementary MOS transistors in low voltage circuits," *IEEE J. Solid State Circuits*, vol. 7, pp. 146-153, Apr. 1972.
- J. D. Meindl and A. J. Davis, "The fundamental limit on binary switching energy for terascale integration (TSI)," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1515-1516, Oct. 2000.
- E. Vittoz, "Weak inversion for ultimate low-power logic", in Low-Power Electronics Design, CRC Press, 2005.
- N. Lotze and Y. Manoli, "A 62mV 0.13um CMOS standard-cell-based design technique using Schmitt-Trigger logic", IEEE Journal of Solid-State Circuits, Jan 2012.
- L. A. P. Malek *et al.*, Ultra-Low Voltage CMOS Logic Circuits, 2014 Argentine Conference on Micro-Nanoelectronics, Technology and Applications (EAMTA), Mendoza, Argentina 2014.
- L. A. P. Melek *et al.*, "Analysis and design of the classical CMOS Schmitt trigger in subthreshold operation", *IEEE Trans. Circuits and Systems-I: Reg. Papers*, April 2017.

61

L. A. P. Melek *et al.*, "Operation of the Classical CMOS Schmitt Trigger as an Ultra-Low-Voltage Amplifier," IEEE Transactions on Circuits and Systems II-Express Briefs, Sep. 2018.

Outline

- **1. Introduction**
- 2. Subthreshold MOSFET model
- 3. Ultra-low-voltage (ULV) CMOS digital circuits
- 4. ULV LC tank oscillators
- 5. ULV rectifiers and voltage multipliers

An important application of ULV oscillators



TEG – thermoelectric generator

OSC – oscillator

Zero-VT MOSFETs-1

$2 - high g_m/C$ (f_T) for low voltages



ReSMIQ Montréal 2024

Zero-VT MOSFETs-2

V_{in}



 $I_D \ge V_{DS} (V_S = V_B)$ characteristics for a zero-VT transistor with W/L=2500µm/420nm. For V_{GS} = 0 V and V_{DS} = 25 mV the values of the common-gate and common-source gains are 1.56 and 0.53, respectively (moderate inversion operation).

The pioneer of zero-VT MOSFETs and ULV digital

Cryogenic Ultra Low Power CMOS

James B. Burr

Department of Electrical Engineering, Stanford University, Stanford CA 94305 burr@mojave.stanford.edu

This paper reports 7-stage 1.5um zero Vt CMOS ring oscillators operating at 170MHz/V down to VDD = 70mV at room temperature, and 360MHz/V down to VDD = 27mV at 77degK.

Stanford's Space, Telecommunications, and Radioscience Laboratory has been working on an energy-efficient CMOS technology since December 1990 which can achieve good performance at extremely low supply voltages. Early theoretical work predicted minimum energy at supply and threshold voltages around 120mV at room temperature.

Inductive ring (X-coupled) oscillator - 1



Criterion for oscillation (Barkhausen)



 $\phi = 0 \& V_{out}/V_{in} = -1$



What's the minimum V_{DD} for oscillation?

ReSMIQ Montréal 2024

Inductive ring oscillator - 2



ReSMIQ Montréal 2024

Inductive ring oscillator - 3



Introduce voltage gain

Questions:

- **1. How to reduce V**_{DD,min}?
- 2. How to increase the V_{DD}-limited voltage swing?

Change topology, e. g., take advantage of CG gain



Enhanced swing IRO (ESRO)-1





ReSMIQ Montréal 2024

Enhanced swing IRO (ESRO)-2





Stage 2





Fig. 13. Picture showing the discrete prototype of the enhanced swing inductive-load oscillator and test equipment.

Fig. 12. Simulated (dotted line) and experimental (solid line) peak-to-peak gate voltage versus supply voltage of the ES inductive-load ring oscillator. ReSMIQ Montréal 2024

ESCO: small-signal model



$$v_s \cong \frac{v_d}{1 + \frac{C_2}{C}} \to g_{ms} v_s - g_{md} v_d \cong g'_m v_s \qquad \mathbf{g}_m = \mathbf{g}_m v_s$$
ESCO: start-up condition

$$g_{ms} > \left(1 + \frac{C_2}{C_1}\right)g_{md} + \frac{C_1}{C_2}G_2 + \left(2 + \frac{C_1}{C_2} + \frac{C_2}{C_1}\right)G_1$$

Optimum value of capacitors to minimize g_{ms} (for the conventional Colpitts $g_{md} = G_2 = 0$!)

 $\square \longrightarrow \frac{C_2}{C_1} = \sqrt{\frac{G_1 + G_2}{g_{md} + G_1}}$

For ideal inductors (and capacitors) $G_1 = G_2 = 0$

 $g_{ms} > \left(1 + \frac{C_2}{C_1}\right)g_{md}$





73

Colpitts oscillator: first prototype

Powered by a thermoelectric generator



P-Type

Semicon



Colpitts oscillator: second prototype

Vdd < 20 mV**L1** Zero-VT L₁=9.8 mH $R_{\rm P}=600 \, \rm k\Omega$ IBM 130 nm **C1** Some values C1 **L2** Transistor 🖌 zero-V_T $L_2 = 9.8 \text{ mH}$ C2=440 pF $R_{P}=600 \text{ k}\Omega$ $R_{\rm P}=7\,{\rm M}\Omega$ $W/L = 2500 \ \mu m \ / \ \overline{0.42} \ \mu m$ Tek Run Trig'd V_{DD}=15 m f_{osc}≈110 kHz V_{PP}≈440 mV V_{DD}=15 mV n C2/C1=0.12 Ch1 100mV Ω% M 2.00µs A Ch1 J 124mV

ESCO designed for operation at 800 MHz





Micrograph of the ESCO built in 130 nm technology

Spectral diagram of the ESCO (V_{DD} = 86 mV)



TABLE I

EXPERIMENTAL RESULTS FOR THE OSCILLATION FREQUENCY AND MINIMUM SUPPLY VOLTAGE OF THE OSCILLATOR TOPOLOGIES

Topology	Theoretical V _{dd} (min) *	IC prototype 130nm CMOS		Discrete prototype	
		V_{dd} (min)	f_{osc}	V _{dd} (min)	f_{osc}
ILRO	$\phi_t \ln(1+n)$	53 mV	550 MHz	50 mV	11 MHz
ESRO	$\phi_l \ln \left(1 + n \frac{L_1}{L_1 + L_2}\right)$	32 mV	400 MHz	3.5 mV	1.1 MHz
ESCO	$\phi_t \ln \left(1 + \frac{C_2/C_1}{1 + L_1/L_2}\right)$	86 mV	700 MHz	15 mV	108 kHz

* For lossless passive devices and operation of MOSFETs in weak inversion

Values of components:

ILRO - IC prototype - L = 100 nH, Q = 8.

ILRO - discrete prototype - L = 4.6 uH, Q = 50.

 $ESRO - IC \text{ prototype} - L_1 = 20 \text{ nH}, Q_1 = 9; L_1 = 80 \text{ nH}, Q_2 = 8.$

$$\begin{split} & \text{ESRO} - \text{discrete prototype} - \text{L}_1 \ = \ 4.6 \ \text{uH}, \ \text{Q}_1 \ = \ 55, \\ & \text{L}_2 \ = \ 1.2 \ \text{mH}, \ \text{Q}_2 \ = \ 60. \\ & \text{ESCO} - \text{IC prototype} - \text{L}_1 \ = \ 13.6 \ \text{nH}, \ \text{Q}_1 \ = \ 13.9, \ \text{L}_2 \ = \ 24.2 \ \text{nH}, \\ & \text{Q}_2 \ = \ 13.3, \ \text{C}_1 \ = \ 6 \ \text{pF}, \ \text{C}_2 \ = \ 3.5 \ \text{pF}. \\ & \text{ESCO} - \ \text{discrete prototype} - \ \text{L}_1 \ = \ \text{L}_2 \ = \ 9.8 \ \text{mH}, \ \text{Q}_1 \ = \ \text{Q}_2 \ = \ 80, \\ & \text{C}_1 \ = \ 1.54 \ \text{nF}, \ \text{C}_2 \ = \ 0.44 \ \text{nF}. \end{split}$$

References

- C. Galup-Montoro, M. C. Schneider, and M. B. Machado, "Ultra-low-voltage operation of CMOS analog circuits: amplifiers, oscillators, and rectifiers," *IEEE Trans. on Circuits and Syst. II, Exp. Briefs*, Dec. 2012.
- M. B. Machado et al., "On the minimum supply voltage for MOSFET oscillators", IEEE Transactions on Circuits and Systems I: Regular Papers, Feb 2014.
- M. B. Machado et al.,"Fully integrated inductive ring oscillators operating at VDD below 2kT/q,", Analog Integrated Circuits and Signal Processing, Jan 2015.

Outline

- **1. Introduction**
- 2. Subthreshold MOSFET model
- 3. Ultra-low-voltage (ULV) CMOS digital circuits
- 4. ULV LC tank oscillators
- 5. ULV rectifiers and voltage multipliers

Motivation

Wirelessly powered sensors



Low-voltage diode circuits





 $V_L = V_P - V_{ON}$



How to substitute the constant 'diode voltage drop' model? Use the i-v characteristic of the diode and the load current

$$\phi_t = \frac{V_D}{n\phi_t} - 1 \qquad \qquad \phi_t = \frac{kT}{q} \\ n \sim 1 \text{ to } 1.5$$

Classical rectifier analysis



The diode does not have a constant voltage drop, diode current is LIMITED!

 ϕ_t

Physics-based rectifier model 120.0µ 110.0µ 100.0µ ΔV 90.0µ ′_{in} (V) D 80.0µ 3 i_D (A) 70.0µ v_{in} & v_L (v) 8 + С 60.0µ 🤶 $\boldsymbol{I}_{\boldsymbol{P}}$ 50.0µ <u>_</u> V, $v_{in} = V_p \cos \omega t$ 40.0µ 30.0µ 20.0µ I₁ =4μA 10.0µ 0.0 $V_L \cong V_P - n\phi_t \ln(1 + I_P / I_S)$ $V_P > n\phi_t$ 67.0m 68.0m 69.0m 70.0m 71.0m $\Delta \phi \rightarrow$ 120.0µ $I_{P} \cong I_{L} \sqrt{\frac{2\pi V_{P}}{n\phi_{t}}} \\ \theta_{C} = 4\sigma = 4\sqrt{\frac{n\phi_{t}}{V_{P}}} \end{bmatrix} I_{P} \theta_{C} \cong 4I_{L} \sqrt{2\pi}$ 110.0µ 100.0µ ΔV 90.0µ 40.08 3 70.0µ V_{in} & V_L (V) 60.0µ € 50.0µ ._ V_{in} (V) $\Delta V \cong \frac{I_L T}{C} \left(1 - \frac{\theta_C}{2\pi} \right) \cong \frac{I_L T}{C}$ 40.0µ i_D (A) 30.0µ Gaussian 20.0µ function I, =4μA 10.0u *I_P*: peak current 0.0 69.0m 67.0m 68.0m 70.0m 71.0m θ_C : conduction time (s) angle 4σ $V_{P} = 4.5$ V, f=120 Hz and $I_{I} = 4\mu$ A. $I_{S} = 4.4$ nA and $n\phi = 50$ mV. C=150 nF and 600 nF.

ULV rectifier with pure capacitive load - 1



ULV rectifier with pure capacitive load - 2



$$\frac{V_o}{n\phi_t} = \ln\left[\cosh\left(V_P / n\phi_t\right)\right]$$

Power Detector

$$V_P \ll n\phi_t \rightarrow \frac{V_o}{n\phi_t} \cong \frac{1}{2} \left(\frac{V_P}{n\phi_t}\right)^2$$

Peak Detector Diode "ON" voltage drop

$$V_P >> n\phi_t \rightarrow V_L \cong V_P - n\phi_t \ln 2$$

Input

Application: microwave power detection



R. G. Meyer, "Low-power monolithic RF peak detector analysis, "IEEE J. Solid-State Circuits, vol. 30, no. 1, pp. 65–67, Jan. 1995.

Wetenkamp, IEEE MTT-S Int. Microwave Symp. Dig., 1983

ULV rectifier with DC load - 1

Output voltage ripple



$$\boldsymbol{I}_{C} = \frac{d\boldsymbol{Q}_{C}}{dt} = C \frac{d\boldsymbol{V}_{C}}{dt} \cong \boldsymbol{I}_{L} + \boldsymbol{I}_{S}$$

$$\int_{-T/2}^{0} dV_{C} = \Delta V \cong \frac{I_{L} + I_{S}}{C} \frac{T}{2} = \frac{I_{L} + I_{S}}{2fC}$$

ULV rectifier with DC load - 2



Steady-state analysis

$$\frac{I_{S}}{T}\left[\int_{-T/2}^{0} \left(e^{\left(\frac{-V_{P}-V_{o}}{n\phi_{t}}\right)}-1\right) dt + \int_{0}^{T/2} \left(e^{\left(\frac{V_{P}-V_{o}}{n\phi_{t}}\right)}-1\right) dt\right] = I_{L}$$

Waveforms for $V_P >> n\phi_t$



Assumption: very low ripple $\rightarrow V_o \cong$ constant

$$\frac{V_o}{n\phi_t} = \ln\left[\frac{\cosh\left(V_P/n\phi_t\right)}{1+I_L/I_S}\right]$$

ULV rectifier with DC load - 3



The voltage doubler $PCE = \frac{P_{out}}{P_{out} + P_{loss}} \cong \frac{1 - \frac{n\phi_t}{V_P} \ln \left[2(1 + I_L/I_S)\right]}{(1 + I_S/I_L)}.$ PCE@ Vp/nof=12 0.7 PCE@ Vp/not=6 24 ہ V_{C1} V_X D2 ----- PCE@ Vp/no,=3 22 Vo 0.6 --- PCE@ Vp/not=1.5 20 C1 D2 0.5 ····▲····V_L@V_P/n_{∳t}=6 16 `⁺ Vin ш ^{0.4} Од C2 D1 * V_L@ V_P/n_{φt}=3 14 ●— V_L@ V_P/n_{∳t}=1.5 0.3 10 8 0.2 6 4 0.1 2 0.0 0 100m 100 1k 10k 10 100k I_L/I_S Power conversion efficiency and load voltage of the voltage doubler versus normalized load current **ReSMIQ Montréal 2024**

What about diodes?



- high drive capability

AC/DC converter in 130 nm CMOS technology



Step-up converter



11-stage Dickson charge pump

Zero-VT transistor as a diode $W/L=4.2\mu m/0.42\mu m$ $V_T=76.5 mV$ Isat = 500 nA

2-stage ESRO

Zero-VT transistor $W/L=500\mu m/0.42\mu m$ $V_T=63 mV$ Integrated inductors $L_1=18.8 nH$, $L_2=66 nH$ $Q \approx 8$

Wire-bonded prototype designed with offchip inductors



input voltages

Design parameters and experimental results for the ULV step-up converters

		Fully integrated design	Design with off- chip inductors
Design parameters	Oscillator	W/L = 500um/0.42um $g_{md} = 7.08 \text{ mA/V}$ $L_1 = 18.8 \text{ nH}, Q_{L1} =$ 8.7 $L_2 = 66 \text{ nH}, Q_{L2} = 8.1$	W/L = 2000um/0.42um $g_{md} = 19 \text{ mA/V}$ $L_1 = 220 \text{ nH}, Q_{L1} =$ 58 $L_2 = 594 \text{ nH}, Q_{L2} =$ 67
	Charge Pump	W/L = 4.2 um/0.42um $I_{\rm S} = 550$ nA; $n = 1.4$ C = 2 pF	W/L = 4.2 um/0.42um $I_{\rm S} = 550$ nA; $n = 1.4$ C = 2 pF
	f _{osc}	550 MHz	50 MHz
	Active area	1 mm ²	20 mm²
Exporimontal	Start-up at I_L =10nA; V_I =1V	V _{DD,min} = 77.6 mV	$V_{DD,min} = 17.4 \text{ mV}$
results	At <i>I_L</i> =1uA; <i>V_L</i> =1V	<i>V_{DD}</i> = 86 mV	V _{DD} = 23 mV
	At V_{DD} =50mV; V_L =1V	-	$I_L = 9.4 \text{ uA}$ PCE = 9.4%
	At V_{DD} =0.1V; V_{L} =1V	<i>I_L</i> = 3.3 uA PCE = 1 %	$I_L = 30 \text{ uA}$ PCE = 6.2 %

96

References

- A. Jair Cardoso et al.; "Design of very low voltage CMOS rectifier circuits"; IEEE Circuits and Systems for Medical and Environmental Applications Workshop (CASME 2010), Mérida, Dec. 2010.
- Adilson Jair Cardoso, Marcio Cherem Schneider, Carlos Galup-Montoro; "Teaching low voltage electronics: the case of the rectifier circuit", IEEE International Conference on Microelectronic Systems Education (MSE), San Diego, USA, June 2011.
- A. J. Cardoso *et al.*, "Analysis of the rectifier circuit valid down to its low-voltage limit", *IEEE Transactions on Circuits and Systems I: Regular Papers*, Jan. 2012.
- C. Galup-Montoro, M. C. Schneider, and M. B. Machado, "Ultra-low-voltage operation of CMOS analog circuits: amplifiers, oscillators, and rectifiers," *IEEE Trans. on Circuits and Syst. II, Exp. Briefs*, Dec. 2012.
- L. G. de Carli *et al.*, "Maximizing the Power Conversion Efficiency of Ultra-Low-Voltage CMOS Multi-Stage Rectifiers," *IEEE Transactions on Circuits and Systems I: Regular Papers,* April 2015.
- M. B. Machado *et al.* "Analysis and design of the Dickson charge pump for sub-50 mV energy harvesting," Microelectronics Journal, August 2019.
- F. Nornberg et al. "Design of Oscillator and Charge Pump for the Startup of Ultra-Low-Voltage Energy Harvesters", 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), Rio de Janeiro, 2023.

Summary

Inverter	Stacked Inv	erter Standard ST	
$2\varphi_t \ln 2=$ 36 mV at 300 K	$2 \varphi_t \ln 1.77 =$ 29.8 mV at 30	= $2\varphi_t \ln\left(\frac{8+\sqrt{73}}{9}\right)$ = 00 K 31.5 mV at 300 K	
	Minimum V _{DD} fo	or hysteresis	
Three-Inve	rter ST	Standard ST	
$2\varphi_t \ln 2=36 \text{ m}$	V at 300 K 2q	$\rho_t \ln(2 + \sqrt{5}) = 75 \text{ mV}$ at 300 K	
z	NMOS Oscilla	ators	
Mii	nimum V _{DD} for o	scillation	
Cross-coupled	Enhanced-Swin Cross-Coupled	g Enhanced-Swing Colpitts	
$\varphi_t \ln(1+n)$	$\varphi_t \ln[1 + nL_1/(L_1 +$	$-L_2$] $\varphi_t \ln[1 + C_2/C_1/(1 + L_1/L_2)]$	
	L_{1} load capacitance L_2 - coupling capacita	ance L_1, L_2 - drain and souce capacitances	