

CMOS ANALOG DESIGN USING ALL-REGION MOSFET MODELING: PART I

Carlos Galup-Montoro, Márcio Cherem Schneider

**Federal University of Santa Catarina
Brazil**



ISCAS 2010


CMOS Analog Design Using All-Region MOSFET Modeling



CONTENTS

- **Two-terminal MOS structure**
- **Unified charge control model (UCCM)**
- **Drain current**
- **Pinch-off and threshold voltage**
- **Small-signal parameters**
- **Noise and mismatch compact models**

TWO-TERMINAL MOS STRUCTURE



V_G gate-to-bulk voltage

C'_{ox} oxide capacitance per unit area

ϕ_s surface potential

Q'_I inversion charge per unit area

Q'_B bulk charge per unit area

V_{FB} flat-band potential

$$Q'_G = C'_{ox} (V_G - V_{FB} - \phi_s) = -(Q'_I + Q'_B)$$

MOSFET SMALL-SIGNAL EQUIVALENT CIRCUIT

$$C'_{gb} = \frac{dQ'_G}{dV_G}$$

$$C'_{gb} = \frac{1}{\frac{1}{C'_c} + \frac{1}{C'_{ox}}}$$


$$C'_c = C'_b + C'_i$$

$$C'_i = -\frac{dQ'_I}{d\phi_s} \approx -\frac{Q'_I}{\phi_t}$$

$$\phi_t = \frac{kT}{q} \quad \text{thermal voltage} \quad (26 \text{ mV} @ 300K)$$

$$C'_b \approx \frac{\gamma C'_{ox}}{2\sqrt{\phi_s - \phi_t}}$$

γ body-effect coefficient




THE LINEARIZATION SURFACE POTENTIAL ϕ_{sa}

Determination of $\phi_{sa} = \phi_s \Big|_{Q'_I=0}$


Potential balance

$$V_G - V_{FB} = \phi_{sa} + \operatorname{sgn}(\phi_{sa}) \gamma \sqrt{\phi_{sa} + \phi_t (e^{-\phi_{sa}/\phi_t} - 1)}$$



$$\frac{dV_G}{d\phi_{sa}} = n = 1 + \frac{C_b'}{C_{ox}'} = 1 + \frac{\gamma(1 - e^{-\phi_{sa}/\phi_t})}{2 \operatorname{sgn}(\phi_{sa}) \sqrt{\phi_{sa} + \phi_t (e^{-\phi_{sa}/\phi_t} - 1)}}$$

UNIFIED CHARGE CONTROL MODEL (UCCM)-1





$$\frac{d\phi_s}{dV_C} = \frac{C'_i}{C'_i + C'_{ox} + C'_b} \left\{ \begin{array}{l} \approx -\frac{Q'_I}{nC'_{ox}\phi_t} < 1 \text{ WI} \\ \approx 1 \end{array} \right.$$

$$C'_{ox} + C'_b = nC'_{ox}$$

$$n = n(V_G)$$

$$dQ'_I = nC'_{ox} d\phi_s$$

$$C'_i = -\frac{Q'_I}{\phi_t}$$



$$dV_C = dQ'_I \left(\frac{1}{nC'_i} - \frac{\phi_t}{Q'_I} \right)$$

$$V_S \leq V_C \leq V_D$$

UNIFIED CHARGE CONTROL MODEL (UCCM)-2

Integrating $dV_C = dQ'_I \left(\frac{1}{nC'_{ox}} - \frac{\phi_t}{Q'_I} \right)$ between V_C and V_P yields UCCM

$$V_P - V_C = \frac{Q'_{IP} - Q'_I}{nC'_{ox}} + \phi_t \ln \left(\frac{Q'_I}{Q'_{IP}} \right)$$


$Q'_{IP} = -nC'_{ox}\phi_t$ Thermal charge

$q'_I = \frac{Q'_I}{-nC'_{ox}\phi_t}$ Normalized inversion charge density

Normalized UCCM

$$V_P - V_C = \phi_t(q'_I - 1 + \ln q'_I)$$

DRAIN CURRENT: PAO-SAH MODEL



$$dQ'_I = C'_i(dV_C - d\phi_s)$$

$$dV_C = d\phi_s - \phi_t \frac{dQ'_I}{Q'_I}$$

$$I_D = -\mu W Q'_I \left(\frac{d\phi_s}{dy} - \frac{\phi_t}{Q'_I} \frac{dQ'_I}{dy} \right) = -\mu W Q'_I \frac{dV_C}{dy}$$

$$I_D = -\frac{W}{L} \int_{V_S}^{V_D} \mu Q'_I dV_C$$

$$g_{md} = \left. \frac{\partial I_D}{\partial V_D} \right|_{V_G, V_S} = -\frac{W}{L} \mu Q'_I(V_D, V_G)$$

DRAIN CURRENT: CHARGE-SHEET MODEL

$$\left. \begin{array}{ll} \text{drift} & \text{diffusion} \\ I_D = -\mu W Q'_I \frac{d\phi_s}{dy} + \mu W \phi_t \frac{dQ'_I}{dy} \\ dQ'_I = n C'_{ox} d\phi_s \end{array} \right\} I_D = \frac{\mu W}{L} \left[\frac{Q'^2_{IS} - Q'^2_{ID}}{2nC'_{ox}} - \phi_t (Q'_{IS} - Q'_{ID}) \right]$$
$$S = \frac{W}{L}$$

Normalization (specific) current

$$I_S = \mu C'_{ox} n \frac{\phi_t^2}{2} S$$

Sheet normalization (specific) current

$$I_{SH} = \mu C'_{ox} n \frac{\phi_t^2}{2}$$

$$I_D = I_F - I_R = I_S [i_f - i_r] = S I_{SH} [i_f - i_r]$$

FORWARD AND REVERSE CURRENTS

Long-channel MOSFET $I_D = I_F - I_R = I(V_G, V_S) - I(V_G, V_D)$

I_F : forward current

I_R : reverse current

(Forward) Saturation


$$I_D = I_F - I_R \approx I_F$$

Triode

$$I_D = I_F - I_R$$


Triode for $V_{DS} \rightarrow 0$

$$I_F \approx I_R; \quad I_D = I_F - I_R \ll I_F$$



MASTER DESIGN EQUATION

$$I_F = I_{drift} + I_{diff} = \frac{\mu W}{L} \left[\frac{Q'_{IS}^2}{2nC'_{ox}} - \phi_t Q'_{IS} \right]$$
$$g_{ms} = -\frac{W}{L} \mu Q'_{IS} \quad \text{Pao-Sah model}$$




$$I_F = g_{ms} \phi_t \left[1 + \frac{g_{ms}}{2\mu C'_{ox} n \phi_t (W/L)} \right]$$

or

$$I_{Dsat} = I_{WI} \left[1 + \frac{(W/L)_{th}}{(W/L)} \right] \quad g_{ms} = (W/L)_{th} \mu (2nC'_{ox} \phi_t)$$

ASPECT RATIO VS. CURRENT EXCESS



WEAK, MODERATE, STRONG INVERSION



$$I_D = I_F - I_R = I_S [i_f - i_r]$$

$$i_{f(r)} = q'_{IS(D)}^2 + 2q'_{IS(D)} \Rightarrow q'_{IS(D)} = \sqrt{1+i_{f(r)}} - 1$$

WI	MI	SI
$i_f < 1$	$1 < i_f < 100$	$100 < i_f$
$q'_I < 0.4$	$0.4 < q'_I < 9$	$9 < q'_I$

UNIFIED I-V RELATIONSHIP (UICM)

$$V_P - V_S = \phi_t \left[\sqrt{1+i_f} - 2 + \ln \left(\sqrt{1+i_f} - 1 \right) \right]$$



$$I_D = I_S [i_f - i_r] \approx I_S i_f$$

since $i_f \gg i_r$

Common-source characteristics

THE PINCH-OFF CHARGE DENSITY

The channel charge density corresponding to the effective channel capacitance times the thermal voltage, or thermal charge, defines pinch-off


$$Q'_{IP} = -(C'_{ox} + C'_b)\phi_t = -nC'_{ox}\phi_t$$

The name pinch-off is retained herein for historical reasons and means the channel potential corresponding to a small (but well-defined) amount of carriers in the channel.

THE PINCH-OFF VOLTAGE V_P

The channel-to-substrate voltage (V_C) for which the channel charge density equals the pinch-off charge density is called the pinch-off voltage V_P .

in weak
inversion



$$-Q'_I = C'_b \phi_t e^{(\phi_{sa} - 2\phi_F - V_C)/\phi_t} = C'_{ox} (n-1) \phi_t e^{(\phi_{sa} - 2\phi_F - V_C)/\phi_t}$$

UCCM is asymptotically
correct in weak inversion if

$$V_P = \phi_{sa} - 2\phi_F - \phi_t \left[1 + \ln \left(\frac{n}{n-1} \right) \right]$$

$$V_P \cong \phi_{sa} - 2\phi_F$$

THE THRESHOLD VOLTAGE V_{T0}

Equilibrium threshold voltage V_{T0} , for $V_C=0$,
gate voltage for which $Q'_I = Q'_{IP} = -nC'_ox\phi_t$
(gate voltage for which $V_P=0$)

Recalling that

$$\begin{cases} V_P \cong \phi_{sa} - 2\phi_F \\ V_G - V_{FB} = \phi_{sa} + \gamma C'_ox \sqrt{\phi_{sa} - \phi_t} \end{cases}$$



it follows that

$$V_{T0} \cong V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F}$$

PINCH-OFF VOLTAGE AND SLOPE FACTOR


$i_f=3$ at pinch-off \longrightarrow

$$V_P - V_S = 0 = \left[\sqrt{1+3} - 2 + \ln(\sqrt{1+3} - 1) \right]$$



Pinch-off voltage and slope factor as functions of V_G [0.18 μm CMOS technology].

SATURATION VOLTAGE



Saturation voltage
 (V_{DSsat}) : V_{DS} at which
the ratio $q'_D/q'_S = \xi$

Saturation voltage versus inversion level

$$V_{DSsat} = \phi_t \left[\ln\left(\frac{1}{\xi}\right) + (1-\xi) \left(\sqrt{1+i_f} - 1 \right) \right]$$

$(1-\xi)$ is the saturation level

TRANSCONDUCTANCES

$$\Delta I_D = g_{mg} \Delta V_G - g_{ms} \Delta V_S + g_{md} \Delta V_D + g_{mb} \Delta V_B$$

$$g_{mg} - g_{ms} + g_{md} + g_{mb} = 0$$

Calculation of g_{ms} $I_D = I_F - I_R = I_S [i_f - i_r]$

$$i_{f(r)} = q'_{IS(D)}^2 + 2q'_{IS(D)}$$

$$V_P - V_C = \phi_t (q'_I - 1 + \ln q'_I)$$


$$g_{ms} = -I_S \frac{di_f}{dV_S} = -\mu \frac{W}{L} Q'_{IS} = \frac{2I_S}{\phi_t} \left(\sqrt{1+i_f} - 1 \right)$$

TRANSCONDUCTANCE-TO-CURRENT RATIO

Transconductance
-to-current ratio

$$\frac{g_{ms(d)}\phi_t}{I_{F(R)}} = \frac{2}{\sqrt{1+i_{f(r)}}+1}$$

$\approx 1 \longrightarrow \text{WI } (i_f < 1)$
 $\approx \frac{2}{\sqrt{i_{f(r)}}} \longrightarrow \text{SI } (i_f \gg 1)$




$$g_{mg} = \frac{g_{ms} - g_{md}}{n}$$

in saturation:

$$g_{mg} = \frac{g_{ms}}{n}$$

PARAMETER EXTRACTION




$$\left(\frac{g_m}{I_D} \right)_{\max} = 1 / (n\phi_t)$$

$$q'_{IS(D)} = \frac{Q'_{IS(D)}}{Q'_{IP}} = \frac{Q'_{IS(D)}}{-nC'_{ox}\phi_t}$$

INTRINSIC CAPACITANCES

A set of 9 independent MOSFET capacitances



$$C_{sd} = -\frac{4}{15} n C_{ox} \frac{\alpha + 3\alpha^2 + \alpha^3}{(1+\alpha)^3} \frac{q'_{ID}}{1+q'_{ID}}$$

$$C_{ds} = -\frac{4}{15} n C_{ox} \frac{1+3\alpha+\alpha^2}{(1+\alpha)^3} \frac{q'_{IS}}{1+q'_{IS}}$$

$$C_{dg} - C_{gd} = C_m = (C_{sd} - C_{ds})/n$$

$$C_{ox} = WLC'_{ox}$$


$$\alpha = \frac{1+q'_{ID}}{1+q'_{IS}}$$

ISCAS 2010

CMOS Analog Design Using All-Region MOSFET Modeling


Channel linearity factor

SMALL-SIGNAL MOSFET MODEL



$$C_{dg} - C_{gd} = C_m = (C_{sd} - C_{ds})/n$$

INTRINSIC TRANSITION FREQUENCY



$$f_T = \frac{g_{mg}}{2\pi(C_{gs} + C_{gb})} = \frac{g_{ms}}{2\pi n(C_{gs} + C_{gb})}$$

$$f_T \cong \frac{\mu\phi_t}{2\pi L^2} 2 \left(\sqrt{1+i_f} - 1 \right)$$

NOISE & MISMATCH

- The spontaneous fluctuations over time of the current and voltage inside a device, which are basically related to the discrete nature of electrical charge, are called electrical noise.
- Time-independent variations between identically designed devices in an integrated circuit due to the spatial fluctuations in the technological parameters and geometries are called mismatch.
- Mismatch (spatial fluctuation) and noise (temporal fluctuation) are similar phenomena, both being dependent on the process, device dimensions, and bias.
- Mismatch can be seen as “dc noise”.

THERMAL NOISE EXCESS FACTOR-1

For $V_{DS} \rightarrow 0$, the transistor is equivalent to a resistor and

$$\frac{\overline{i_d^2}}{\Delta f} = -4kT\mu \frac{WLQ'_{IS}}{L^2} = 4kTg_{ms}$$

where g_{ms} ($= g_{md}$) is the equivalent conductance of the transistor

In weak inversion

$$\frac{\overline{i_d^2}}{\Delta f} \cong -4kT\mu \frac{W}{L} \frac{(Q'_{IS} + Q'_{ID})}{2} = 4kT \frac{g_{ms} + g_{md}}{2}$$

For a saturated transistor ($g_{ms} \gg g_{md}$) in weak inversion

$$\frac{\overline{i_d^2}}{\Delta f} = 2kTg_{ms}$$

THERMAL NOISE EXCESS FACTOR-2

In general, the channel thermal noise is written as

$$\frac{\overline{i_d^2}}{\Delta f} = 4kT\gamma g_{ms}$$

γ is the excess noise factor and its value is 2/3 for a long-channel saturated transistor in strong inversion.

for a short-channel transistor


$$\gamma_{short} = \frac{L_e Q_I}{L_{esat}^2 W Q'_I}$$

where L_e and L_{esat} are the electric length of the channel in the linear and the saturation regions, respectively. Considering that $L_{esat} = L_e - \Delta L$, where ΔL is the channel shortening due to CLM, then we can write

$$\gamma_{short} \cong \left(1 + \frac{2\Delta L}{L_e}\right) \frac{Q_I}{W L_e Q'_{IS}}$$

for short-channel transistors it is possible that $\gamma > 1$ due to the CLM effect.

THERMAL AND 1/F NOISE




CORNER FREQUENCY

Noise corner frequency (frequency at which the PSD of the 1/f noise equals the PSD of the thermal noise)

$$f_c \approx \frac{\pi}{2} \frac{K_F}{nq\phi_t} f_T$$

K_F SPICE NLEV 2,3
1/f noise constant



PELGROM'S MODEL OF MISMATCH


$$\sigma(V_{T0}) = q \frac{\sigma(\text{number of acceptors under gate})}{WLC'_{ox}} = q \sqrt{WLx_d N_A} / (WLC'_{ox})$$

- In most applications: the standard deviation of the difference between the threshold voltages of two identical transistors ($\Delta V_{T0} = V_{T1} - V_{T2}$) is

$$\sigma(\Delta V_{T0}) = \sqrt{2}\sigma(V_{T0}) = \frac{q\sqrt{2x_d N_A}}{C'_{ox}\sqrt{WL}} = \frac{A_{VT}}{\sqrt{WL}}$$

$$A_{VT} = \frac{q\sqrt{2x_d N_A}}{C'_{ox}}$$

MISMATCH – EXPERIMENTAL RESULTS



Dependence of mismatch on inversion level - Linear: \square ($V_{DS}=50\text{mV}$);
Saturation: \circ ($V_{DS}=1\text{V}$) regions. Model :—

CMOS ANALOG DESIGN USING ALL-REGION MOSFET MODELING: PART II

Carlos Galup-Montoro, Márcio Cherem Schneider

**Federal University of Santa Catarina
Brazil**



ISCAS 2010

CMOS Analog Design Using All-Region MOSFET Modeling



33

CONTENTS

- **The intrinsic gain stage**
- **The source-coupled pair**
- **The two-transistor current mirror**
- **A self-biased current source**
- **A folded cascode amplifier**



SUMMARY OF MAIN DESIGN EQUATIONS - 1

Sheet specific current

$$I_{SH} = \mu C'_{ox} n \phi_t^2 / 2$$

0.35 um CMOS technology

$$\left\{ \begin{array}{l} \overline{I_{SHN}} \approx 70 \text{ nA} \\ \overline{I_{SHP}} \approx 25 \text{ nA} \end{array} \right.$$



Forward and reverse currents

Specific (normalization)
current

$$I_s = I_{SH} (W / L)$$

$$I_D = I_F - I_R = I_s (i_f - i_r)$$


$$I_D \cong I_F = I_s i_f \quad \text{saturation}$$

SUMMARY OF MAIN DESIGN EQUATIONS-2

UICM

$$\frac{V_P - V_{S(D)}}{\phi_t} + 1 = \left(\sqrt{1 + i_{f(r)}} - 1 \right) + \ln \left(\sqrt{1 + i_{f(r)}} - 1 \right)$$

$$V_P \cong \frac{V_G - V_{T0}}{n}$$



Saturation

$$V_{DS} > V_{DSsat}$$

$$V_{DSsat} = \phi_t \left(\sqrt{1 + i_f} + 3 \right)$$

Gate transconductance



$$g_m = \frac{2I_S}{n\phi_t} \left(\sqrt{1 + i_f} - 1 \right)$$

Output conductance


$$g_{ds} = I_D / V_A$$

$$V_A = V_E L$$

THE INTRINSIC GAIN STAGE - 1



Output characteristics



Voltage transfer characteristic

From UICM we find the dc voltage V_{TH} at the input:


$$\frac{V_{TH} - V_{T01}}{n_1 \phi_t} \cong \sqrt{1 + i_{f1}} - 2 + \ln(\sqrt{1 + i_{f1}} - 1)$$

$$I_D = I_B \cong I_{F1} - \frac{I}{R_1}; \quad i_{f1} \cong \frac{I_B}{I_{S1}}$$

0

THE INTRINSIC GAIN STAGE - 2

V-I converter (transconductor)
followed by an I-V converter
(output impedance)




$$A_V = \frac{v_o}{v_i} = -g_m \left(\frac{1}{g_o + sC_L} \right) = A_{V0} \frac{1}{1 + s/\omega_b}$$

$$A_{V0} = \frac{-g_{m1}}{g_o} = \frac{-g_{m1}}{g_{ds1}}$$

$$g_{ds1} = \frac{I_B}{V_{A1}}$$


$$A_{V0} = -\frac{V_{A1}}{n_1 \phi_t} \frac{2}{1 + \sqrt{1 + i_{f1}}}$$

$$V_{A1} = V_E L_1$$



THE INTRINSIC GAIN STAGE - 3

Design example



Specifications: ω_u, C_L, A_{V0}

$$g_m = \omega_u \cdot C_L$$

$$I_D = n\phi_t g_m \frac{\sqrt{1+i_f} + 1}{2} \quad \text{How do we choose } i_f?$$

Sizing and biasing: W, L, I_B

$$I_{D\min} = I_{WI} = g_m n\phi_t$$


$$ECF = (I_D - I_{WI}) / I_{WI} = (\sqrt{1+i_f} - 1) / 2$$

$$\frac{W}{L} = \frac{g_m}{2\mu C'_{ox} \phi_t} \frac{1}{ECF}$$

Power-area tradeoff \Rightarrow

$$A_{V0} = -\frac{V_E L}{n\phi_t} \frac{1}{ECF + 1} \quad \text{How long can L be?}$$


C_{IN} and transit time are both proportional to L^2 (for constant W/L)!



$$ECF = (I_D - I_{D\min}) / I_{D\min}$$


THE INTRINSIC GAIN STAGE - 4

MOST noise model



Noise current generator

Input-referred noise model



$$\frac{\overline{e_n^2}}{\Delta f} = \frac{1}{g_m^2} \frac{\overline{i_{ch}^2}}{\Delta f}$$

Thermal

1/f

$$\frac{\overline{i_{ch}^2}}{\Delta f} = 4\gamma kT g_{ms} + \frac{K_F g_m^2}{WLC'_{ox}} \frac{1}{f} \approx 4\gamma kT g_{ms} \left(1 + \frac{f_c}{f} \right)$$

Bias-dependent factor


$$\gamma = \frac{2}{3} \left(1 - \frac{1/2}{\sqrt{1+i_f} + 1} \right)$$

1/2 (WI)

2/3 (SI)


$$f_c \approx \frac{\pi}{2} \frac{K_F}{nq\phi_t} f_T$$

$$\overline{i_{ch}^2} / \Delta f$$



$$f_c \approx \frac{f_T}{2000} \rightarrow 0.35 \text{ um CMOS technology}$$

THE SOURCE-COUPLED PAIR -1




First order analysis:

- Ideal current source
- M_1 & M_2 in saturation $\rightarrow I_1$ & I_2 independent of drain voltage;


Normalization

$$\begin{aligned}
 I_1 + I_2 &= I_T & n_1 \cong n_2 = n & i_t = I_T / I_S & i_{od} = I_{OD} / I_S \\
 I_1 - I_2 &= I_{OD} & I_{S1} \cong I_{S2} = I_S & i_1 = I_1 / I_S & i_2 = I_2 / I_S \\
 V_{G1} - V_{G2} &= V_{id} & i_{r1} = i_{r2} = 0 & i_t = i_1 + i_2 & i_{od} = i_1 - i_2
 \end{aligned}$$

$$\begin{aligned}
 \frac{V_{id}}{n\phi_t} &= \sqrt{1 + \frac{i_t + i_{od}}{2}} - \sqrt{1 + \frac{i_t - i_{od}}{2}} + \\
 &\ln \left[\left(\sqrt{1 + \frac{i_t + i_{od}}{2}} - 1 \right) \middle/ \left(\sqrt{1 + \frac{i_t - i_{od}}{2}} - 1 \right) \right]
 \end{aligned}$$



THE SOURCE-COUPLED PAIR - 2



Offset voltage $V_{OS} = \Delta V_G = V_{G2} - V_{G1}$ such that

$$\Delta I_D = I_2 - I_1 = 0$$

Simple model

$$V_{T02} = V_{T01} + \Delta V_T; \quad I_{S2} = I_{S1} + \Delta I_S$$

$$I_D = I_S [i_f - i_r] \xrightarrow{0} I_S f(V_G - V_{T0}, V_S)$$


$$\Delta I_D \cong \frac{\partial I_D}{\partial I_S} \Delta I_S + \frac{\partial I_D}{\partial V_G} \Delta V_G + \frac{\partial I_D}{\partial V_{T0}} \Delta V_{T0} = \frac{I_D}{I_S} \Delta I_S + g_m (\Delta V_G - \Delta V_{T0}) \quad @ V_S$$

$$\frac{\Delta I_D}{I_D} \cong \frac{\Delta I_S}{I_S} + \frac{g_m}{I_D} (\Delta V_G - \Delta V_{T0})$$

The differential input voltage at the input required for $\Delta I_D = 0$ is

$$\Delta V_G = V_{OS} = \Delta V_T - \frac{I_T}{2g_m} \frac{\Delta I_S}{I_S}$$

THE SOURCE-COUPLED PAIR - 3



Pelgrom's model

$$\Delta V_G = V_{OS} = \Delta V_T - \frac{I_T}{2g_m} \frac{\Delta I_S}{I_S}$$

Uncorrelated ΔV_T & ΔI_S

$$\sigma^2(V_{OS}) = \sigma^2(\Delta V_T) + \left(\frac{I_T}{2g_m} \right)^2 \frac{\sigma^2(\Delta I_S)}{I_S^2}$$

$$\sigma^2(\Delta V_T) \cong \frac{A_{VT}^2}{WL}; \quad \frac{\sigma^2(\Delta I_S)}{I_S^2} \cong \frac{A_{IS}^2}{WL}$$

$$\sigma^2(V_{OS}) = \frac{A_{VT}^2}{WL} + \left(\frac{I_T}{2g_m} \right)^2 \frac{A_{IS}^2}{WL}$$

Reminder $\frac{I_T}{2g_m} = \frac{I_D}{g_m} = n\phi_t \left(\frac{\sqrt{1+i_f} + 1}{2} \right)$

$$A_{IS} = A_\beta$$

(I) (II)

(I) is dominant over (II) for



$$\sqrt{1+i_f} + 1 < \frac{2}{n\phi_t} \frac{A_{VT}}{A_{IS}}$$

$i_f < 580$ ($V_G < V_{T0} + 0.8$ V) for $n\phi_t = 32$ mV,

$A_{VT} = 8$ mV · μm , $A_\beta = 2$ % · μm

$\sigma(V_{OS}) \cong 2$ mV for $WL = 16\mu\text{m}^2$ & $i_f < 100$

THE TWO-TRANSISTOR CURRENT MIRROR - 1



M_1 : $i \rightarrow v$ converter
 M_2 : $v \rightarrow i$ converter

Basic principle
 $V_{G1} = V_{G2}$; $V_{S1} = V_{S2}$;
 $v_{out} > V_{Dsat} \rightarrow i_o \approx i_i$

Error due to difference in V_D values

$$I_D \approx I_S i_f(V_G - V_{T0}, V_S)(1 + V_D/V_A) \quad V_D > V_{Dsat}$$


Error due to mismatch

$$\begin{aligned} \frac{\Delta I_D}{I_D} &\approx \frac{1}{I_D} \left(\frac{\partial I_D}{\partial I_S} \Delta I_S + \frac{\partial I_D}{\partial V_{T0}} \Delta V_{T0} \right) \\ &\approx \frac{\Delta I_S}{I_S} - \frac{g_m}{I_D} \Delta V_{T0} \end{aligned}$$


$$\frac{\Delta i}{i_i} = \frac{i_o - i_i}{i_i} \approx \frac{v_o - v_i}{V_A} \approx \frac{v_o - v_i}{V_E L}$$

$$\frac{\sigma^2(\Delta I_D)}{I_D^2} = \left(\frac{g_m}{I_D} \right)^2 \sigma^2(\Delta V_T) + \frac{\sigma^2(\Delta I_S)}{I_S^2} = \frac{1}{WL} \left[\left(\frac{g_m}{I_D} \right)^2 A_{VT}^2 + A_{IS}^2 \right]$$


THE TWO-TRANSISTOR CURRENT MIRROR - 2



ac analysis



Noise analysis



Uncorrelated noise sources






$$\overline{i_o^2} = (\overline{i_i^2} + \overline{i_1^2}) \left(\frac{g_{m2}}{g_{m1}} \right)^2 + \overline{i_2^2} \quad \frac{g_{m2}}{g_{m1}} = A$$

$$\overline{i_o^2} = A^2 (\overline{i_i^2} + \overline{i_1^2}) + A \overline{i_1^2}$$

The effect of M_1 on noise is A times greater than that of M_2


CURRENT MIRROR: GAIN SCHEMES

Gain-of-two current mirrors



A SELF-BIASED CURRENT SOURCE – 1

SELF-CASCODE MOSFET (SCM)



$$I_{S2} (i_{f2} - i_{r2})^0 = NI_x \quad i_{f2} = i_{r1}$$

$$I_{S1} (i_{f1} - i_{f2}) = (N + 1)I_x$$

$$\downarrow$$



$$i_{f1} = \left[1 + \frac{S_2}{S_1} \left(1 + \frac{1}{N} \right) \right] i_{f2} = \alpha i_{f2}$$

Applying UICM to both M_1 & M_2

$$\frac{V_x}{\phi_t} = \sqrt{1 + \alpha i_{f2}} - \sqrt{1 + i_{f2}} + \ln \left(\frac{\sqrt{1 + \alpha i_{f2}} - 1}{\sqrt{1 + i_{f2}} - 1} \right)$$

where $i_{f2} = \frac{NI_x}{I_{S2}} = \frac{NI_x}{S_2 I_{SH}}$


A SELF-BIASED CURRENT SOURCE – 2



$$\frac{V_X}{\phi_t} = \sqrt{1 + \alpha \frac{I_X}{S_{even} I_{SH}}} - \sqrt{1 + \frac{I_X}{S_{even} I_{SH}}} + \ln \left(\frac{\sqrt{1 + \alpha \frac{I_X}{S_{even} I_{SH}}} - 1}{\sqrt{1 + \frac{I_X}{S_{even} I_{SH}}} - 1} \right)$$

A SELF-BIASED CURRENT SOURCE – 3

VOLTAGE FOLLOWING (NMOS) CURRENT MIRROR (PMOS)¹




$$\frac{V_{ref} - V_{S9}}{\phi_t} = \sqrt{1 + JK i_{f8}} - \sqrt{1 + i_{f8}} + \ln \left(\frac{\sqrt{1 + JK i_{f8}} - 1}{\sqrt{1 + i_{f8}} - 1} \right)$$

When both M_8 & M_9 operate in WI:

$$V_{ref} = V_{S9} + \phi_t \ln(JK)$$

¹ B. Gilbert, AICSP vol. 38, pp. 83-101, Feb. 2004

A SELF-BIASED CURRENT SOURCE – 4



VFCM is a positive feedback circuit →
return ratio must be < 1 for stability

A SBCS – 5: DESIGN

Output current: $I_{ref} = 10 \text{ nA}$

$I_{SHn\text{-channel}} \approx 100 \text{ nA}$, $I_{SHp\text{-channel}} \approx 40 \text{ nA}$

Let us choose $i_{f2} = 10$, $S_2 = S_1$

$$I_{S2} i_{f2} = 10 \text{ nA} \rightarrow I_{S2} = 1 \text{ nA} \rightarrow S_2 = S_1 = 0.01$$


$$\alpha_{1-2} = 1 + \frac{S_2}{S_1} \left(1 + \frac{1}{N} \right) = 3$$

$$\frac{V_x}{\phi_t} = \sqrt{1+30} - \sqrt{1+10} + \ln \left(\frac{\sqrt{1+30}-1}{\sqrt{1+10}-1} \right) = 2.93$$

Let us choose $i_{f3(4)} \ll 1$ (WI)

$$\frac{V_x}{\phi_t} \approx \ln \alpha_{3-4} \Rightarrow \alpha_{3-4} = e^{2.93} \approx 18.7$$

$$\alpha_{3-4} = 1 + \frac{S_4}{S_3} \left(1 + \frac{1}{1} \right) \Rightarrow \frac{S_4}{S_3} = 8.85$$



Let us choose $i_{f3} = 0.187 \rightarrow i_{f4} = i_{f3} / \alpha_{3-4} = 0.01$

$$I_{S4} i_{f4} = 10 \text{ nA} \rightarrow I_{S4} = 1 \mu\text{A} \rightarrow S_4 = 10$$


$$S_3 = \frac{S_4}{8.85} = 1.13$$

$$\frac{V_x}{\phi_t} = \sqrt{1 + \alpha i_{f2(4)}} - \sqrt{1 + i_{f2(4)}} + \ln \left(\frac{\sqrt{1 + \alpha i_{f2(4)}} - 1}{\sqrt{1 + i_{f2(4)}} - 1} \right)$$

A SBCS – 6: DESIGN


Summary

	S	i_f	i_r
M_1	0.01	30	10
M_2	0.01	10	0
M_3	1.13	0.187	0.01
M_4	10	0.01	0
$M_8, M_{8(a)}$	1	0.1	0
$M_9, M_{9(a)}$	1	0.1	0
M_P (all)	2.5	0.1	0




Core area in $0.35\mu\text{m}$ CMOS $\approx 0.02 \text{ mm}^2$


A SBCS – 7 : I_{OUT} vs. V_{DD} AT CONSTANT T



A FOLDED CASCODE AMPLIFIER - 1




A FOLDED CASCODE AMPLIFIER - 2




0.5 μm CMOS

$$\begin{aligned}
&I_{SHN} \cong 40 \text{ nA}, I_{SHP} \cong 16 \text{ nA}, \quad n_N \cong n_P \cong 1.2, \\
&V_{EN} = V_{EP} = 10 \text{ V}/\mu\text{m}, \quad V_{T0N} = 0.7 \text{ V}, \quad V_{T0P} = -0.9 \text{ V}, \\
&C'_{ox} = 2.5 \text{ fF}/\mu\text{m}^2 \\
&C_L = 1 \text{ pF}, \quad V_{DD} = 5 \text{ V}, \quad I_{REF} = 0.6 \text{ } \mu\text{A}.
\end{aligned}$$



Transistor	W (μm)	L (μm)	I_D (μA)	i_f
M ₁ ,M ₂ , M ₅ -M ₈	12.5	1	3	15
M ₃ ,M ₄	5	1	3	15
M ₉ ,M ₁₀	10	1	6	15
M ₁₁	25	1	6	15
M ₁₂ -M ₁₄	10	4	0.6	15
M ₁₅	6	16	0.6	100
M ₁₇ , M ₁₈	4	4	0.6	15
M ₁₆	7.5	50	0.6	100

A FOLDED CASCODE AMPLIFIER - 3



$I_{SHN} \approx 40 \text{ nA}$, $I_{SHP} \approx 16 \text{ nA}$, $n_N \approx n_P \approx 1.2$,
 $V_{EN} = V_{EP} = 10 \text{ V}/\mu\text{m}$, $C'_{ox} = 2.5 \text{ fF}/\mu\text{m}^2$, $C_L = 1 \text{ pF}$

Amplifier transconductance

$$g_{m1} = \frac{2I_{SHP}(W/L)_1}{n\phi_t} (\sqrt{1+i_{f1}} - 1) = 40 \mu\text{A/V}$$

Output conductance

$$G_o \equiv \frac{g_{ds10} + g_{ds2}}{g_{ms4}/g_{ds4}} + \frac{g_{ds6}}{g_{ms8}/g_{ds8}} = \frac{0.6 + 0.3}{48/0.3} + \frac{0.3}{48/0.3}$$


$$G_o \approx 7.5 \text{ nA/V}$$

Voltage gain

$$A_{V0} = g_{m1} / G_o \approx 5,330 \text{ V/V}$$

Transistor	W (μm)	L (μm)	I_D (μA)	i_f
M ₁ ,M ₂ ,M ₅ -M ₈	12.5	1	3	15
M ₃ ,M ₄	5	1	3	15
M ₉ ,M ₁₀	10	1	6	15

A FOLDED CASCODE AMPLIFIER - 4



$$I_{SHN} \approx 40 \text{ nA}, I_{SHP} \approx 16 \text{ nA}, n_N \approx n_P \approx 1.2, \\ V_{EN} = V_{EP} = 10 \text{ V}/\mu\text{m}, C'_o = 2.5 \text{ fF}/\mu\text{m}^2, C_L = 1 \text{ pF}$$

Gain-bandwidth product

$$GB = g_{m1} / C_L = 40 / 1 \text{ } \mu\text{A/V/pF} \\ = 40 \text{ Mrad/s} \quad (*)$$

Slew rate

$$SR = \frac{\Delta V_o}{\Delta t} \Big|_{\max} = \frac{I_T}{C_L} = 6 \text{ V}/\mu\text{s}$$

Offset voltage

$$\sigma^2(V_{os}) \approx \sigma^2(V_{T01}) + \left(\frac{g_{m5}}{g_{m1}} \right)^2 \sigma^2(V_{T05}) + \left(\frac{g_{m9}}{g_{m1}} \right)^2 \sigma^2(V_{T09})$$

$$\sigma^2(V_{T0}) = A_{VT}^2 / WL; \quad A_{VT} = 10 \text{ mV} \cdot \mu\text{m}$$

$$g_{m5} / g_{m1} = 1 \quad g_{m9} / g_{m1} = 2$$

$$\sigma^2(V_{T01,5,9}) = 8, 8, 10 \text{ mV}^2 \rightarrow \sigma(V_{os}) \approx 7.5 \text{ mV}$$


Transistor	W (μm)	L (μm)	I_D (μA)	i_f
M ₁ ,M ₂ ,M ₅ -M ₈	12.5	1	3	15
M ₃ ,M ₄	5	1	3	15
M ₉ ,M ₁₀	10	1	6	15

(*) : For this design $I_T = 2.5 * I_{Tmin}$

Pairs M₃-M₄ & M₇-M₈ contribute negligibly to the offset voltage

A FOLDED CASCODE AMPLIFIER - 5

NOISE ANALYSIS



PSD of the output noise current

$$\frac{\overline{i_{no}^2}}{\Delta f} \approx 2 \left(\frac{\overline{i_{n1}^2}}{\Delta f} + \frac{\overline{i_{n5}^2}}{\Delta f} + \frac{\overline{i_{n9}^2}}{\Delta f} \right)$$

Pairs M₃-M₄ & M₇-M₈ contribute negligibly to amplifier noise

