# CMOS ANALOG DESIGN USING ALL-REGION MOSFET MODELING: PART I

Carlos Galup-Montoro, Márcio Cherem Schneider

#### Federal University of Santa Catarina Brazil





**ISCAS 2010** 

## **CONTENTS**

- Two-terminal MOS structure
- Unified charge control model (UCCM)
- Drain current
- Pinch-off and threshold voltage
- Small-signal parameters
- Noise and mismatch compact models

### **TWO-TERMINAL MOS STRUCTURE**



V<sub>G</sub> gate-to-bulk voltage

 $C'_{ox}$  oxide capacitance per unit area

 $p_{s}$  surface potential

 $Q'_{I}$  inversion charge per unit area

*B* bulk charge per unit area

**B**  $V_{FB}$  flat-band potential  $Q'_{G} = C'_{ox} (V_{G} - V_{FB} - \phi_{s}) = -(Q'_{I} + Q'_{B})$ 

### **MOSFET SMALL-SIGNAL EQUIVALENT CIRCUIT**



### THE LINEARIZATION SURFACE POTENTIAL $\phi_{sa}$



25/05/2010 ISCAS 2010

### **UNIFIED CHARGE CONTROL MODEL (UCCM)-1**



### **UNIFIED CHARGE CONTROL MODEL (UCCM)-2**

Integrating 
$$dV_C = dQ'_I \left(\frac{1}{nC'_{ox}} - \frac{\phi_t}{Q'_I}\right)$$
 between  $V_C$  and  $V_P$  yields UCCM

$$V_P - V_C = \frac{Q'_{IP} - Q'_I}{nC'_{ox}} + \phi_t \ln\left(\frac{Q'_I}{Q'_{IP}}\right)$$

 $Q'_{IP} = -nC'_{ox}\phi_t$  Thermal charge  $q'_I = \frac{Q'_I}{-nC'_{ox}\phi_t}$  Normalized inversion charge density

Normalized UCCM

$$V_P - V_C = \phi_t(q_I' - 1 + \ln q_I')$$

**ISCAS 2010** 

CMOS Analog Design Using All-Region MOSFET Modeling

7

### **DRAIN CURRENT: PAO-SAH MODEL**



**ISCAS 2010** 

### **DRAIN CURRENT: CHARGE-SHEET MODEL**

$$\begin{aligned} & \operatorname{drift} \quad \operatorname{diffusion} \\ I_{D} &= -\mu W Q_{I}^{\prime} \frac{d\phi_{s}}{dy} + \mu W \phi_{t} \frac{dQ_{I}^{\prime}}{dy} \\ & dQ_{I}^{\prime} &= n C_{ox}^{\prime} d\phi_{s} \end{aligned} \right\} I_{D} &= \frac{\mu W}{L} \left[ \frac{Q_{IS}^{\prime 2} - Q_{ID}^{\prime 2}}{2n C_{ox}^{\prime}} - \phi_{t} \left( Q_{IS}^{\prime} - Q_{ID}^{\prime} \right) \right] \\ & dQ_{I}^{\prime} &= n C_{ox}^{\prime} d\phi_{s} \end{aligned} \right] S &= \frac{W}{L} \\ & \operatorname{Normalization} \left( \operatorname{specific} \right) \operatorname{current} \qquad I_{S} &= \mu C_{ox}^{\prime} n \frac{\phi_{t}^{2}}{2} S \\ & \operatorname{Sheet normalization} \left( \operatorname{specific} \right) \operatorname{current} \qquad I_{SH} &= \mu C_{ox}^{\prime} n \frac{\phi_{t}^{2}}{2} \\ & I_{D} &= I_{F} - I_{R} = I_{S} \left[ i_{f} - i_{r} \right] = SI_{SH} \left[ i_{f} - i_{r} \right] \end{aligned}$$

**ISCAS 2010** 

### FORWARD AND REVERSE CURRENTS

Long-channel MOSFET  $I_D = I_F - I_R = I(V_G, V_S) - I(V_G, V_D)$  $I_F$ : forward current  $I_B$ : reverse current I<sub>D</sub> (Forward) Saturation  $I_R = I(V_G, V_D)$  $I_D = I_F - I_R \cong I_F$  $I_F = I(V_G, V_S)$ ID Triode VD  $I_D = I_F - I_R$ V<sub>S</sub> Triode for  $V_{DS} \rightarrow 0$ В V<sub>D</sub>  $I_F \cong I_R; \ I_D = I_F - I_R \ll I_F$ V<sub>G</sub> -777

10

### **MASTER DESIGN EQUATION**

$$I_{F} = I_{drift} + I_{diff} = \frac{\mu W}{L} \left[ \frac{Q_{IS}'^{2}}{2nC_{ox}'} - \phi_{t}Q_{IS}' \right]$$

$$g_{ms} = -\frac{W}{L} \mu Q_{IS}' \quad \text{Pao-Sah model}$$

$$I_{F} = g_{ms} \phi_{t} \left[ 1 + \frac{g_{ms}}{2\mu C_{ox}' n \phi_{t} (W / L)} \right]$$
or
$$I_{Dsat} = I_{WI} \left[ 1 + \frac{(W / L)_{th}}{(W / L)} \right] \quad g_{ms} = (W / L)_{th} \mu (2nC_{ox}' \phi_{t})$$

ISCAS 2010

### **ASPECT RATIO VS. CURRENT EXCESS**



### WEAK, MODERATE, STRONG INVERSION

$$I_D = I_F - I_R = I_S \left[ i_f - i_r \right]$$

$$i_{f(r)} = q'_{IS(D)}^{2} + 2q'_{IS(D)} \Longrightarrow q'_{IS(D)} = \sqrt{1 + i_{f(r)}} - 1$$

WI	MI	SI
$i_{f} < 1$	$1 < i_f < 100$	$100 < i_{f}$
$q'_{I} < 0.4$	$0.4 < q'_I < 9$	$9 < q'_{I}$

### **UNIFIED I-V RELATIONSHIP (UICM)**



14

### THE PINCH-OFF CHARGE DENSITY

The channel charge density corresponding to the effective channel capacitance times the thermal voltage, or thermal charge, defines pinch-off

$$Q'_{IP} = -(C'_{ox} + C'_{b})\phi_{t} = -nC'_{ox}\phi_{t}$$

The name pinch-off is retained herein for historical reasons and means the channel potential corresponding to a small (but well-defined) amount of carriers in the channel.

### THE PINCH-OFF VOLTAGE $V_P$

The channel-to-substrate voltage ( $V_C$ ) for which the channel charge density equals the pinch-off charge density is called the pinch-off voltage  $V_P$ .

in weak  
inversion 
$$-Q'_I = C'_b \phi_t e^{(\phi_{sa} - 2\phi_F - V_C)/\phi_t} = C'_{ox}(n-1)\phi_t e^{(\phi_{sa} - 2\phi_F - V_C)/\phi_t}$$

UCCM is asymptotically correct in weak inversion if

$$V_P = \phi_{sa} - 2\phi_F - \phi_t \left[1 + \ln\left(\frac{n}{n-1}\right)\right]$$

$$V_P \cong \phi_{sa} - 2\phi_F$$

### THE THRESHOLD VOLTAGE $V_{\tau_0}$

Equilibrium threshold voltage  $V_{T0}$ , for  $V_C=0$ , gate voltage for which  $Q'_I = Q'_{IP} = -nC'_{ox}\phi_t$ (gate voltage for which  $V_P=0$ )

Recalling that

it follows that

$$\begin{cases} V_P \cong \phi_{sa} - 2\phi_F \\ V_G - V_{FB} = \phi_{sa} + \gamma C'_{ox} \sqrt{\phi_{sa} - \phi_t} \end{cases}$$
$$V_{T0} \cong V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F} \end{cases}$$

**ISCAS 2010** 

### **PINCH-OFF VOLTAGE AND SLOPE FACTOR**

*i<sub>f</sub>=3* at pinch-off 
$$\longrightarrow V_P - V_S = 0 = \left[\sqrt{1+3} - 2 + \ln\left(\sqrt{1+3} - 1\right)\right]$$



Pinch-off voltage and slope factor as functions of  $V_G$  [0.18 µm CMOS technology].

**ISCAS 2010** 

### SATURATION VOLTAGE



**ISCAS 2010** 

### TRANSCONDUCTANCES

$$\Delta I_D = g_{mg} \Delta V_G - g_{ms} \Delta V_S + g_{md} \Delta V_D + g_{mb} \Delta V_B$$

$$g_{mg} - g_{ms} + g_{md} + g_{mb} = 0$$

Calculation of 
$$g_{ms}$$
  $I_D = I_F - I_R = I_S \lfloor i_f - i_r \rfloor$   
 $i_{f(r)} = q'_{IS(D)}^2 + 2q'_{IS(D)}$   
 $V_P - V_C = \phi_t (q'_I - 1 + \ln q'_I)$ 

$$g_{ms} = -I_{s} \frac{di_{f}}{dV_{s}} = -\mu \frac{W}{L} Q'_{IS} = \frac{2I_{s}}{\phi_{t}} \left(\sqrt{1 + i_{f}} - 1\right)$$

ISCAS 2010

### **TRANSCONDUCTANCE-TO-CURRENT RATIO**



CMOS Analog Design Using All-Region MOSFET Modeling

21

### **PARAMETER EXTRACTION**



### **INTRINSIC CAPACITANCES**



### SMALL-SIGNAL MOSFET MODEL



### **INTRINSIC TRANSITION FREQUENCY**



$$f_{T} = \frac{g_{mg}}{2\pi (C_{gs} + C_{gb})} = \frac{g_{ms}}{2\pi n (C_{gs} + C_{gb})}$$

$$f_T \cong \frac{\mu \phi_t}{2\pi L^2} 2\left(\sqrt{1+i_f} - 1\right)$$

25/05/2010 ISCAS 2010

### **NOISE & MISMATCH**

- The spontaneous fluctuations over time of the current and voltage inside a device, which are basically related to the discrete nature of electrical charge, are called electrical noise.
- Time-independent variations between identically designed devices in an integrated circuit due to the spatial fluctuations in the technological parameters and geometries are called mismatch.
- Mismatch (spatial fluctuation) and noise (temporal fluctuation) are similar phenomena, both being dependent on the process, device dimensions, and bias.
- Mismatch can be seen as "dc noise".

### **THERMAL NOISE EXCESS FACTOR-1**

For  $V_{DS} \rightarrow 0$ , the transistor is equivalent to a resistor and

$$\frac{\overline{i_d}^2}{\Delta f} = -4kT\mu \frac{WLQ'_{IS}}{L^2} = 4kTg_{ms}$$

where  $g_{ms}$  (= $g_{md}$ ) is the equivalent conductance of the transistor

In weak inversion

$$\frac{\overline{i_d^2}}{\Delta f} \cong -4kT\mu \frac{W}{L} \frac{(Q'_{IS} + Q'_{ID})}{2} = 4kT \frac{g_{ms} + g_{md}}{2}$$

For a saturated transistor  $(g_{ms} >> g_{md})$  in weak inversion

$$\frac{\overline{i_d^2}}{\Delta f} = 2kTg_{ms}$$

CMOS Analog Design Using All Region MOSFET Modeling

25/05/2010 ISCAS 2010

### **THERMAL NOISE EXCESS FACTOR-2**

In general, the channel thermal noise is written as

 $\frac{\overline{i_d^2}}{\Delta f} = 4kT\gamma g_{ms}$ 

 $\gamma$  is the excess noise factor and its value is 2/3 for a long-channel saturated transistor in strong inversion.

for a short-channel transistor

$$\gamma_{short} = \frac{L_e Q_I}{L_{esat}^2 W Q_I'}$$

where  $L_e$  and  $L_{esat}$  are the electric length of the channel in the linear and the saturation regions, respectively. Considering that  $L_{esat} = L_e - \Delta L$ , where  $\Delta L$  is the channel shortening due to CLM, then we can write

$$\gamma_{short} \cong \left(1 + \frac{2\Delta L}{L_e}\right) \frac{Q_I}{WL_e Q'_{IS}}$$

for short-channel transistors it is possible that  $\gamma > 1$  due to the CLM effect.

CMOS Analog Design Using All Region MOSFET Modeling

25/05/2010 ISCAS 2010

### THERMAL AND 1/F NOISE



### **CORNER FREQUENCY**

Noise corner frequency (frequency at which the PSD of the 1/f noise equals the PSD of the thermal noise)



### **PELGROM'S MODEL OF MISMATCH**

$$\sigma(V_{T0}) = q \frac{\sigma(\text{number of acceptors under gate})}{WLC'_{ox}} = q \sqrt{WLx_d N_A} / (WLC'_{ox})$$

In most applications: the standard deviation of the difference between the threshold voltages of two identical transistors (\(\Delta V\_{T0} = V\_{T1} - V\_{T2}\)) is

$$\sigma(\Delta V_{T0}) = \sqrt{2}\sigma(V_{T0}) = \frac{q\sqrt{2x_d N_A}}{C'_{ox}\sqrt{WL}} = \frac{A_{VT}}{\sqrt{WL}}$$

$$A_{VT} = \frac{q\sqrt{2x_d N_A}}{C'_{ox}}$$

### **MISMATCH – EXPERIMENTAL RESULTS**



**ISCAS 2010** 

# CMOS ANALOG DESIGN USING ALL-REGION MOSFET MODELING: PART II

Carlos Galup-Montoro, Márcio Cherem Schneider

#### Federal University of Santa Catarina Brazil





**ISCAS 2010** 

## CONTENTS

- The intrinsic gain stage
- The source-coupled pair
- The two-transistor current mirror
- A self-biased current source
- A folded cascode amplifier

### **SUMMARY OF MAIN DESIGN EQUATIONS - 1**

#### Sheet specific current



Specific (normalization) current

$$I_{S} = I_{SH} \left( W / L \right)$$



Forward and reverse currents

$$I_{D} = I_{F} - I_{R} = I_{S} \left( i_{f} - i_{r} \right)$$

 $I_D \cong I_F = I_S i_f$  saturation

ISCAS 2010

### **SUMMARY OF MAIN DESIGN EQUATIONS-2**



Saturation

 $V_{DS} > V_{DSsat}$ 

$$V_{DSsat} = \phi_t \left( \sqrt{1 + i_f} + 3 \right)$$

Gate transconductance

$$g_m = \frac{2I_s}{n\phi_t} \left(\sqrt{1+i_f} - 1\right)$$

Output conductance  $g_{ds} = I_D / V_A$ 

$$V_A = V_E L$$

**ISCAS 2010** 





**Output characteristics** 

From UICM we find the dc voltage  $V_{TH}$  at the input:

$$\frac{V_{TH} - V_{T01}}{n_1 \phi_t} \cong \sqrt{1 + i_{f1}} - 2 + \ln\left(\sqrt{1 + i_{f1}} - 1\right)$$

$$I_D = I_B \cong I_{F1} - I_{R1}; \quad i_{f1} \cong \frac{I_B}{I_{S1}}$$

ISCAS 2010





$$A_{V} = \frac{v_{o}}{v_{i}} = -g_{m} \left(\frac{1}{g_{o} + sC_{L}}\right) = A_{V0} \frac{1}{1 + s/\omega_{b}}$$



$$A_{V0} = \frac{-g_{m1}}{g_o} = \frac{-g_{m1}}{g_{ds1}}$$
$$g_{ds1} = \frac{I_B}{V_{A1}}$$

$$A_{V0} = -\frac{V_{A1}}{n_1 \phi_t} \frac{2}{1 + \sqrt{1 + i_{f1}}}$$

$$V_{A1} = V_E L_1$$



**ISCAS 2010** 



### **THE SOURCE-COUPLED PAIR -1**



**ISCAS 2010** 

### **THE SOURCE-COUPLED PAIR - 2**



$$\frac{\Delta I_D}{I_D} \cong \frac{\Delta I_S}{I_S} + \frac{g_m}{I_D} \left( \Delta V_G - \Delta V_{T0} \right)$$

The differential input voltage at the input required for  $\Delta I_D = 0$  is

$$\Delta V_G = V_{OS} = \Delta V_T - \frac{I_T}{2g_m} \frac{\Delta I_S}{I_S}$$

**ISCAS 2010** 

### **THE SOURCE-COUPLED PAIR - 3**



$$\sigma(V_{os}) \cong 2 \text{ mV for } WL = 16 \mu \text{m}^2 \& i_f < 100$$

**ISCAS 2010** 

### **THE TWO-TRANSISTOR CURRENT MIRROR - 1**



 $M_1: i \rightarrow v \text{ converter}$  $M_2: v \rightarrow i \text{ converter}$ 

 $\begin{array}{l} \text{Basic principle} \\ V_{\text{G1}} = V_{\text{G2}}; \ V_{\text{S1}} = V_{\text{S2}}; \\ v_{\text{out}} > V_{\text{Dsat}} \rightarrow i_{o} \cong i_{i} \end{array}$ 

Error due to difference in  $V_D$  values

Error due to mismatch

$$I_{D} \cong I_{S}i_{f}(V_{G} - V_{T0}, V_{S})(1 + V_{D} / V_{A}) \quad V_{D} > V_{Dsat}$$

 $\frac{\Delta I_D}{I_D} \approx \frac{1}{I_D} \left( \frac{\partial I_D}{\partial I_S} \Delta I_S + \frac{\partial I_D}{\partial V_{T0}} \Delta V_{T0} \right)$  $\approx \frac{\Delta I_S}{I_S} - \frac{g_m}{I_D} \Delta V_{T0}$ 

$$\frac{\Delta i}{i_i} = \frac{i_o - i_i}{i_i} \cong \frac{v_o - v_i}{V_A} \cong \frac{v_o - v_i}{V_E L}$$

$$\frac{\sigma^2(\Delta I_D)}{I_D^2} = \left(\frac{g_m}{I_D}\right)^2 \sigma^2(\Delta V_T) + \frac{\sigma^2(\Delta I_S)}{I_S^2} = \frac{1}{WL} \left[ \left(\frac{g_m}{I_D}\right)^2 A_{VT}^2 + A_{IS}^2 \right]$$

**ISCAS 2010** 

### **THE TWO-TRANSISTOR CURRENT MIRROR - 2**



**ISCAS 2010** 

## **CURRENT MIRROR: GAIN SCHEMES**

#### Gain-of-two current mirrors



**ISCAS 2010** 

**SELF-CASCODE MOSFET (SCM)** 



$$I_{S2} (i_{f2} - i_{2}) = NI_{x} \qquad i_{f2} = i_{r1}$$

$$I_{S1} (i_{f1} - i_{f2}) = (N+1)I_{x}$$

$$I_{f1} = \left[1 + \frac{S_{2}}{S_{1}} \left(1 + \frac{1}{N}\right)\right] i_{f2} = \alpha i_{f2}$$

Applying UICM to both M<sub>1</sub> & M<sub>2</sub>

$$\frac{V_{X}}{\phi_{t}} = \sqrt{1 + \alpha i_{f2}} - \sqrt{1 + i_{f2}} + \ln\left(\frac{\sqrt{1 + \alpha i_{f2}} - 1}{\sqrt{1 + i_{f2}} - 1}\right)$$

where 
$$i_{f_2} = \frac{NI_X}{I_{S2}} = \frac{NI_X}{S_2 I_{SH}}$$



**VOLTAGE FOLLOWING (NMOS) CURRENT MIRROR (PMOS)<sup>1</sup>** 



$$\frac{e_{f} - V_{S9}}{\phi_{t}} = \sqrt{1 + JKi_{f8}} - \sqrt{1 + i_{f8}} + \ln\left(\frac{\sqrt{1 + JKi_{f8}} - 1}{\sqrt{1 + i_{f8}} - 1}\right)$$

When both  $M_8 \& M_9$  operate in WI:

$$V_{ref} = V_{S9} + \phi_t \ln(JK)$$

<sup>1</sup> B. Gilbert, AICSP vol. 38, pp. 83-101, Feb. 2004



### A SBCS – 5: DESIGN

Output current: I<sub>ref</sub>=10 nA *I<sub>SH*n-channel</sub>≅100 nA, *I<sub>SH*p-channel</sub>≅40 nA



**ISCAS 2010** 

### A SBCS – 6: DESIGN

### Summary

					<b>H</b> I 1	M₅┡╢	1
	S	i <sub>f</sub>	i <sub>r</sub>	M5			
M <sub>1</sub>	0.01	30	10	SCM	_		_
M <sub>2</sub>	0.01	10	0	(M.I)		_4	
M <sub>3</sub>	1.13	0.187	0.01		, I <sup>I</sup>	M8a	
M <sub>4</sub>	10	0.01	0		   _0.01		W
М <sub>8</sub> , М <sub>8(а)</sub>	1	0.1	0		2 <b>- 0.01</b>	الم 🐃	1
М <sub>9</sub> , М <sub>9(а)</sub>	1	0.1	0	1   1	$V_{X} = 2.9$	$\frac{1}{93\phi_t}$	V
M <sub>P</sub> (all)	2.5	0.1	0	M₁└ <u></u>	$S_1 = 0.01$		v
	M <sub>1</sub> M <sub>2</sub> M <sub>3</sub> M <sub>4</sub> M <sub>8</sub> , M <sub>8(a)</sub> M <sub>9</sub> , M <sub>9(a)</sub>	S           M1         0.01           M2         0.01           M3         1.13           M4         10           M8, M8(a)         1           M9, M9(a)         1           MP (all)         2.5	S $i_f$ $M_1$ 0.0130 $M_2$ 0.0110 $M_3$ 1.130.187 $M_4$ 100.01 $M_8, M_{8(a)}$ 10.1 $M_9, M_{9(a)}$ 10.1 $M_P$ (all)2.50.1	S $i_f$ $i_r$ $M_1$ 0.013010 $M_2$ 0.01100 $M_3$ 1.130.1870.01 $M_4$ 100.010 $M_8, M_{8(a)}$ 10.10 $M_9, M_{9(a)}$ 10.10 $M_P$ (all)2.50.10	S $i_f$ $i_r$ $M_1$ 0.01       30       10 $M_2$ 0.01       10       0 $M_3$ 1.13       0.187       0.01 $M_4$ 10       0.01       0 $M_8, M_{8(a)}$ 1       0.11       0 $M_9, M_{9(a)}$ 1       0.11       0 $M_p$ (all)       2.5       0.11       0	S $i_f$ $i_r$ $M_1$ 0.013010 $M_2$ 0.01100 $M_3$ 1.130.1870.01 $M_4$ 100.010 $M_8, M_{8(a)}$ 10.110 $M_9, M_{9(a)}$ 10.110 $M_P$ (all)2.50.110	S $i_f$ $i_r$ $M_1$ 0.013010 $M_2$ 0.01100 $M_3$ 1.130.1870.01 $M_4$ 100.010 $M_8, M_{8(a)}$ 10.110 $M_9, M_{9(a)}$ 10.110 $M_{P}$ (all)2.50.110



#### Core area in 0.35µm CMOS $\approx~0.02~mm^2$

ISCAS 2010

### A SBCS – 7 : $I_{OUT}$ vs. $V_{DD}$ AT CONSTANT T







#### **0.5 μm CMOS**

 $I_{SHN} \cong 40 \text{ nA}, I_{SHP} \cong 16 \text{ nA}, n_N \cong n_P \cong 1.2,$   $V_{EN} = V_{EP} = 10 \text{ V/}\mu\text{m}, V_{T0N} = 0.7 \text{ V}, V_{T0P} = -0.9 \text{ V},$   $C'_{ox} = 2.5 \text{ fF/}\mu\text{m}^2$  $C_L = 1 \text{ pF}, V_{DD} = 5 \text{ V}, I_{REF} = 0.6 \mu\text{A}.$ 

Transistor	W	L	$I_D$	$i_f$
	(µm)	(µm)	(μ <b>A</b> )	
$M_1, M_2, M_5 - M_8$	12.5	1	3	15
M <sub>3</sub> ,M <sub>4</sub>	5	1	3	15
M <sub>9</sub> ,M <sub>10</sub>	10	1	6	15
M <sub>11</sub>	25	1	6	15
M <sub>12</sub> -M <sub>14</sub>	10	4	0.6	15
M <sub>15</sub>	6	16	0.6	100
$M_{17,}M_{18}$	4	4	0.6	15
M <sub>16</sub>	7.5	50	0.6	100



10

1

 $I_{SHN} \cong 40 \text{ nA}, I_{SHP} \cong 16 \text{ nA}, n_N \cong n_P \cong 1.2,$  $V_{EN} = V_{EP} = 10 \text{ V/}\mu\text{m}, C'_{ar} = 2.5 \text{ fF/}\mu\text{m}^2, C_L = 1 \text{ pF}$ 



$${}_{o} \cong \frac{g_{ds10} + g_{ds2}}{g_{ms4} / g_{ds4}} + \frac{g_{ds6}}{g_{ms8} / g_{ds8}} = \frac{0.0 + 0.3}{48 / 0.3} + \frac{0.3}{48 / 0.3}$$

$${}_{o} \cong 7.5 \text{ nA/V}$$

Voltage gain  $A_{V0} = g_{m1} / G_o \cong 5,330 \text{ V/V}$ 

 $M_{9}, M_{10}$ 



(\*) : For this design I<sub>T</sub>=2.5\*I<sub>Tmin</sub>

Pairs  $M_3$ - $M_4$  &  $M_7$ - $M_8$  contribute negligibly to the offset voltage

**ISCAS 2010** 

#### **NOISE ANALYSIS**



#### PSD of the output noise current



Pairs M<sub>3</sub>-M<sub>4</sub> & M<sub>7</sub>-M<sub>8</sub> contribute negligibly to amplifier noise



Covering the essentials of analog circuit design, this book takes a unique design approach, based on a MOSFET model valid for all operating regions, rather than on the standard square-law model. Opening chapters focus on device modeling, integrated circuit technology, and layout, whilst later chapters go on to cover noise and mismatch, and analysis and design of the basic building blocks of analog circuits, such as current mirrors, voltage references, voltage amplifiers, and operational amplifiers. An introduction to continuous-time filters is also provided, as are the basic principles of sampleddata circuits, especially switched-capacitor circuits. The final chapter then reviews MOSFET models and describes techniques to extract design parameters. With numerous design examples and exercises also included, this is ideal for students taking analog CMOS design courses and also for circuit designers who need to shorten the design cycle.

Márcio Cherem Schneider is a Professor in the Electrical Engineering Department at the Federal University of Santa Catarina, Brazil Where he has worked since 1976. He has also spent a year at the Swiss Federal Institute of Technology (EPFL) and has worked as a Visiting Associate Professor in the Department of Electrical and Computer Engineering at Texas A&M University. His current research Interests mainly focus on MOSFET modeling and transistor-level design, particularly of analog and RF circuits.

Carlos Galup-Montoro is currently a Visiting Scholar in the Electrical Engineering Department at the University of California, Berkeley, and a Professor in the Electrical Engineering Department at the Federal University of Santa Catarina, Brazil, where he has worked since 1990. His main research interests are in field-effect transistor modeling and transistor-level design.



#### CMOS Analog Design Using All-Region MOSFET Modeling

Márcio Cherem Schneider and Carlos Galup-Montoro



Lecture slides
Solutions to problems

Cover illustration: background image © iStockphoto.com/Evelin Elmest Cover designed by Zoe Naylor



#### **ISCAS 2010**

CMOS Analog Design Using All-Region MOSFET Modeling

CMOS Analog Desi

g

n Using Modeling

CAMDADOB

-0

II-Region MOSFET

59

CAMILLIDGE